# SYSMAC CS1W–HIO01/HCP22/HCA22 Customizable Counter Units

# **PROGRAMMING MANUAL**



# CS1W-HIO01/HCP22/HCA22 Customizable Counter Units

# **Programming Manual**

Produced January 2001

## Notice:

OMRON products are manufactured for use according to proper procedures by a qualified operator and only for the purposes described in this manual.

The following conventions are used to indicate and classify precautions in this manual. Always heed the information provided with them. Failure to heed precautions can result in injury to people or damage to property.

DANGER Indicates an imminently hazardous situation which, if not avoided, will result in death or serious injury.

- **WARNING** Indicates a potentially hazardous situation which, if not avoided, could result in death or serious injury.
- **Caution** Indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury, or property damage.

#### **OMRON Product References**

All OMRON products are capitalized in this manual. The word "Unit" is also capitalized when it refers to an OMRON product, regardless of whether or not it appears in the proper name of the product.

The abbreviation "Ch," which appears in some displays and on some OMRON products, often means "word" and is abbreviated "Wd" in documentation in this sense.

The abbreviation "PC" means Programmable Controller and is not used as an abbreviation for anything else.

#### Visual Aids

The following headings appear in the left column of the manual to help you locate different types of information.

- **Note** Indicates information of particular interest for efficient and convenient operation of the product.
- **Reference** Indicates supplementary information on related topics that may be of interest to the user.
  - 1, 2, 3... 1. Indicates lists of one sort or another, such as procedures, checklists, etc.

#### © OMRON, 2001

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form, or by any means, mechanical, electronic, photocopying, recording, or otherwise, without the prior written permission of OMRON.

No patent liability is assumed with respect to the use of the information contained herein. Moreover, because OMRON is constantly striving to improve its high-quality products, the information contained in this manual is subject to change without notice. Every precaution has been taken in the preparation of this manual. Nevertheless, OMRON assumes no responsibility for errors or omissions. Neither is any liability assumed for damages resulting from the use of the information contained in this publication.

# About this Manual:

This manual describes the memory areas and ladder programming instructions of the CS1W-HIO01, CS1W-HCP22, and CS1W-HCA22 Customizable Counter Units and includes the sections described below. The Customizable Counter Units provide both normal contact I/O points with special I/O points to provide ideal control capabilities for many applications. The Customizable Counter Units are classified as CS1 Special I/O Units.

Please read this manual and all other manuals for the Customizable Counter Units listed below carefully and be sure you understand the information provided before attempting to program and or operate a Customizable Counter Unit.

Manual	Cat. No.	Contents
CS1W-HIO01/HCP22/HCA22 Customizable Counter Units Programming Manual (this manual)	W384	Describes the memory areas and programming instructions of the Customizable Counter Units.
CS1W-HIO01/HCP22/HCA22 Customizable Counter Unit Operation Manual	W378	Describes the hardware and software operation of the Customiz- able Counter Units.
SYSMAC WS02-CXP□□-E CX-Programmer User Manual	W361	Provide information on how to use the CX-Programmer, a Win- dows-based Programming Device that supports the CQM1H-se- ries PCs.
CQM1H Series Programmable Controllers Operation Manual	W363	Describes Programming Console operations that can be used connected to the Customizable Counter Units.

Section 1 describes the memory areas that can be used in the Customizable Counter Units.

*Section 2* describes the ladder programming instructions that can be used in the Customizable Counter Units.

# **WARNING** Failure to read and understand the information provided in this manual may result in personal injury or death, damage to the product, or product failure. Please read each section in its entirety and be sure you understand the information provided in the section and related sections before attempting any of the procedures or operations given.

# **TABLE OF CONTENTS**

PRECAU	TIONS ix
1	Intended Audience
2	General Precautions
3	Safety Precautions
4	Operating Environment Precautions
5	Application Precautions xii
6	Data Backup xiv
Ũ	6-1 Automatic Backup xiv
	6-2 User Programming xiv
	6-3 Backing Up DM Area to Flash Memory xv
7	Conformance to EC Directives
	7-1 Applicable Directives xv
	7-2 Concepts xv
	7-3 Conformance to EC Directives xvii
SECTION	N 1 – Memory Areas 1
SECTION	N 2 – Instruction Set
2-1	Instruction Tables
	2-1-1 Instructions with Fixed Function Codes
	2-1-2 Expansion Instructions
	2-1-3 Alphabetic List by Mnemonic
2-2	Sequence Input Instructions
	2-2-1 LOAD, LOAD NOT, AND, AND NOT, OR, and OR NOT
	2-2-2 AND LOAD and OR LOAD 11
2-3	Sequence Output Instructions
	2-3-1OUTPUT and OUTPUT NOT – OUT and OUT NOT112-3-2SET and RESET – SET and RSET12
	2-3-3         KEEP – KEEP(11)         13           2-3-4         DIFFERENTIATE UP and DOWN – DIFU(13) and DIFD(14)         13
2-4	Sequence Control Instructions
2-4	2-4-1 NO OPERATION – NOP(00)
	2-4-2 END – END(01)
	2-4-3 INTERLOCK and INTERLOCK CLEAR – IL(02) and ILC(03) 15
	2-4-4 JUMP and JUMP END – JMP(04) and JME(05) 17
2-5	Timer and Counter Instructions
_	2-5-1 TIMER – TIM
	2-5-2 COUNTER – CNT
	2-5-3 REVERSIBLE COUNTER – CNTR(12) 21
	2-5-4 HIGH-SPEED TIMER – TIMH(15) 22
	2-5-5 ONE-MS TIMER – TMHH(—) 23
2-6	Data Shift Instructions   24
	2-6-1 SHIFT REGISTER – SFT(10) 24
	2-6-2 WORD SHIFT – WSFT(16)
	2-6-3 ARITHMETIC SHIFT LEFT – ASL(25)
	2-6-4 ARITHMETIC SHIFT RIGHT – ASR(26)
	2-6-5         ROTATE LEFT – ROL(27)         27           2-6-6         ROTATE RIGHT – ROR(28)         27
	2-6-6         ROTATE RIGHT – ROR(28)         27           2-6-7         ONE DIGIT SHIFT LEFT – SLD(74)         28
	2-6-8 ONE DIGIT SHIFT LEFT – SLD(74)
	2-6-8         ONE DIGIT SHIFT RIGHT – SKD(75)         25           2-6-9         REVERSIBLE SHIFT REGISTER – SFTR(84)         29
	2-6-10ASYNCHRONOUS SHIFT REGISTER – ASFT(17)31
2-7	Data Movement Instructions       32
2-1	2-7-1 MOVE – MOV(21)
	2-7-2 MOVE NOT – MVN(22)

#### Table of contents

	070		24
	2-7-3	DOUBLE MOVE – MOVL(—)	34
	2-7-4	BLOCK TRANSFER – XFER(70)	35
	2-7-5	BLOCK SET – BSET(71)	37
	2-7-6	DATA EXCHANGE – XCHG(73)	38
	2-7-7	SINGLE WORD DISTRIBUTE – DIST(80)	38
	2-7-8	DATA COLLECT – COLL(81)	40
	2-7-9	MOVE BIT – MOVB(82)	42
	2-7-10	MOVE DIGIT – MOVD(83)	43
•			
2-8	1	son Instructions	44
	2-8-1	COMPARE – CMP(20)	44
	2-8-2	TABLE COMPARE – TCMP(85)	45
	2-8-3	BLOCK COMPARE – BCMP(68)	46
	2-8-4	DOUBLE COMPARE – CMPL(60)	48
	2-8-5	SIGNED BINARY COMPARE – CPS(—)	49
	2-8-6	DOUBLE SIGNED BINARY COMPARE – CPSL(—)	50
	2-8-7	AREA RANGE COMPARE – ZCP(—)	52
	2-8-8	DOUBLE AREA RANGE COMPARE – ZCPL(—)	53
2-9	Conversi	on Instructions	54
	2-9-1	BCD-TO-BINARY – BIN(23)	54
	2-9-2		55
		BINARY-TO-BCD – BCD(24)	
	2-9-3	DOUBLE BCD-TO-DOUBLE BINARY – BINL(58)	55
	2-9-4	DOUBLE BINARY-TO-DOUBLE BCD – BCDL(59)	56
	2-9-5	2'S COMPLEMENT – NEG(—)	57
		DOUDLE 23 COMPLEMENT NECL ( )	
	2-9-6	DOUBLE 2'S COMPLEMENT – NEGL()	58
2-10	Data Cor	ntrol Instructions	59
	2-10-1	SCALING – SCL(66)	59
	2-10-2	SIGNED BINARY TO BCD SCALING – SCL2(—)	60
	• -		
	2-10-3	BCD TO SIGNED BINARY SCALING – SCL3(—)	62
	2-10-4	AVERAGE VALUE – AVG(—)	64
2-11	Special I	Instructions	66
2 11	2-11-1		66
		SET CARRY – STC(40)	
	2-11-2	CLEAR CARRY – CLC(41)	66
2-12	Symbol I	Math Instructions	66
	2-12-1	BCD ADD – ADD(30)	66
	2-12-2	BCD SUBTRACT – SUB(31)	67
	2-12-3	BCD MULTIPLY – MUL(32)	69
	2-12-4	BCD DIVIDE – DIV(33)	70
	2-12-5	DOUBLE BCD ADD – ADDL(54)	71
	2-12-5		
		DOUBLE BCD SUBTRACT – SUBL(55)	73
	2-12-7	DOUBLE BCD MULTIPLY – MULL(56)	74
	2-12-8	DOUBLE BCD DIVIDE – DIVL(57)	75
	2-12-9	BINARY ADD – ADB(50)	76
	2-12-10	BINARY SUBTRACT – SBB(51)	77
	2-12-11	BINARY MULTIPLY – MLB(52)	78
	2-12-12	BINARY DIVIDE – DVB(53)	79
	2-12-13	DOUBLE BINARY ADD – ADBL(47)	80
	2-12-13	DOUBLE BINARY SUBTRACT – SBBL(48)	81
	2-12-15	SIGNED BINARY MULTIPLY – MBS(—)	83
	2-12-16	DOUBLE SIGNED BINARY MULTIPLY – MBSL(—)	84
	2-12-17	SIGNED BINARY DIVIDE – DBS(—)	85
	2-12-18	DOUBLE SIGNED BINARY DIVIDE – DBSL(—)	86
0.10			
2-13		ata Processing Instructions	87
	2-13-1	FIND MAXIMUM – MAX(—)	87
	2-13-2	FIND MINIMUM – MIN(—)	88
0.14			
2-14	1	Math Instructions	89
	2-14-1	ARITHMETIC PROCESS – APR(—)	89
	2-14-2	BIT COUNTER – BCNT(67)	92
2-15		structions	92
2-13	-		
	2-15-1	COMPLEMENT – COM(29)	92
	2-15-2	LOGICAL AND – ANDW(34)	93

#### Table of contents

	2-15-3       LOGICAL OR – ORW(35)         2-15-4       EXCLUSIVE OR – XORW(36)         2-15-5       EXCLUSIVE NOR – XNRW(37)	93 94 95
2-16	2-15-5EXCLUSIVE NOR – XNRW(37)Increment/Decrement Instructions2-16-1BCD INCREMENT – INC(38)	95 95 95
	2-16-2 BCD DECREMENT – DEC(39)	96
2-17	Subroutine Instructions	96
	2-17-1 SUBROUTINE ENTER – SBS(91)	96
	2-17-2 SUBROUTINE DEFINE and RETURN – SBN(92)/RET(93)	98
	2-17-3 MACRO – MCRO(99)	99
2-18	Interrupt Control Instructions	103
	2-18-1 INTERRUPT CONTROL – INT(89)	103
	2-18-2 INTERVAL TIMER – STIM(69)	104
2-19	High-Speed Counter/Pulse Output Instructions	107
	2-19-1 SET PULSES – PULS(65)	107
	2-19-2 SPEED OUTPUT– SPED(64)	110
	2-19-3 PULSE OUTPUT – PLS2(—)	113
	2-19-4 ACCELERATION CONTROL – ACC(—)	117
	2-19-5 REGISTER COMPARISON TABLE – CTBL(63)	121
	2-19-6 MODE CONTROL – INI(61)	125
	2-19-7 HIGH-SPEED COUNTER PV READ – PRV(62)	127
2-20	I/O Instructions	128
	2-20-1 I/O REFRESH – IORF(97)	128
2-21	Step Instructions: STEP DEFINE and STEP START–STEP(08)/SNXT(09)	129
2-22	User Error Instructions:	
	FAILURE ALARM AND RESET – FAL(06) and SEVERE FAILURE ALARM – FALS(07)	131
		100
Index	• • • • • • • • • • • • • • • • • • • •	133
<b>Revision</b>	History	137

# PRECAUTIONS

This section provides general precautions for using the CS1W-HIO01, CS1W-HCP22, and CS1W-HCA22 Customizable Counter Units.

The information contained in this section is important for the safe and reliable application of the Customizable Counter Units. You must read this section and understand the information contained before attempting to set up or operate a Customizable Counter Unit.

1	Intended	Audience	х
2	General	Precautions	Х
3	Safety P	recautions	Х
4	Operatin	g Environment Precautions	xi
5	Applicat	ion Precautions	xii
6	Data Bac	skup	xiv
	6-1	Automatic Backup	xiv
	6-2	User Programming	xiv
	6-3	Backing Up DM Area to Flash Memory	XV
7	Conform	nance to EC Directives	XV
	7-1	Applicable Directives	XV
	7-2	Concepts	XV
	7-3	Conformance to EC Directives	xvii

#### 1 Intended Audience

This manual is intended for the following personnel, who must also have knowledge of electrical systems (an electrical engineer or the equivalent).

- Personnel in charge of installing FA systems.
- Personnel in charge of designing FA systems.
- Personnel in charge of managing FA systems and facilities.

#### 2 General Precautions

The user must operate the product according to the performance specifications described in the operation manuals.

Before using the product under conditions which are not described in the manual or applying the product to nuclear control systems, railroad systems, aviation systems, vehicles, combustion systems, medical equipment, amusement machines, safety equipment, and other systems, machines, and equipment that may have a serious influence on lives and property if used improperly, consult your OMRON representative.

Make sure that the ratings and performance characteristics of the product are sufficient for the systems, machines, and equipment, and be sure to provide the systems, machines, and equipment with double safety mechanisms.

This manual provides information for programming and operating the Unit. Be sure to read this manual before attempting to use the Unit and keep this manual close at hand for reference during operation.

**WARNING** It is extremely important that a PC and all PC Units be used for the specified purpose and under the specified conditions, especially in applications that can directly or indirectly affect human life. You must consult with your OMRON representative before applying a PC System to the above-mentioned applications.

#### 3 Safety Precautions

- **WARNING** Do not attempt to take any Unit apart while the power is being supplied. Doing so may result in electric shock.
- **WARNING** Do not touch any of the terminals or terminal blocks while the power is being supplied. Doing so may result in electric shock.
- **WARNING** Do not attempt to disassemble, repair, or modify any Units. Any attempt to do so may result in malfunction, fire, or electric shock.
- **WARNING** Do not touch the Power Supply Unit while power is being supplied or immediately after power has been turned OFF. Doing so may result in electric shock.
- **WARNING** Provide safety measures in external circuits, i.e., not in the Programmable Controller (CPU Unit including associated Units; referred to as "PC"), in order to ensure safety in the system if an abnormality occurs due to malfunction of the PC or another external factor affecting the PC operation. Not doing so may result in serious accidents.

- Emergency stop circuits, interlock circuits, limit circuits, and similar safety measures must be provided in external control circuits.
- The PC will turn OFF all outputs when its self-diagnosis function detects any error or when a severe failure alarm (FALS) instruction is executed. As a countermeasure for such errors, external safety measures must be provided to ensure safety in the system.
- The PC outputs may remain ON or OFF due to deposition or burning of the output relays or destruction of the output transistors. As a countermeasure for such problems, external safety measures must be provided to ensure safety in the system.
- When the 24-VDC output (service power supply to the PC) is overloaded or short-circuited, the voltage may drop and result in the outputs being turned OFF. As a countermeasure for such problems, external safety measures must be provided to ensure safety in the system.
- **Caution** Execute online edit only after confirming that no adverse effects will be caused by extending the cycle time. Otherwise, the input signals may not be readable.
- **Caution** Confirm safety at the destination node before transferring a program to another node or changing contents of the I/O memory area. Doing either of these without confirming safety may result in injury.
- **Caution** Tighten the screws on the terminal block of the AC power supply to the torque specified in the operation manual. The loose screws may result in burning or malfunction.

## 4 Operating Environment Precautions

**Caution** Do not operate the control system in the following locations:

- Locations subject to direct sunlight.
- Locations subject to temperatures or humidity outside the range specified in the specifications.
- Locations subject to condensation as the result of severe changes in temperature.
- Locations subject to corrosive or flammable gases.
- Locations subject to dust (especially iron dust) or salts.
- Locations subject to exposure to water, oil, or chemicals.
- Locations subject to shock or vibration.

# **Caution** Take appropriate and sufficient countermeasures when installing systems in the following locations:

- Locations subject to static electricity or other forms of noise.
- Locations subject to strong electromagnetic fields.
- Locations subject to possible exposure to radioactivity.
- Locations close to power supplies.
- /!\Caution

n The operating environment of the PC System can have a large effect on the longevity and reliability of the system. Improper operating environments can lead to malfunction, failure, and other unforeseeable problems with the PC System. Be sure that the operating environment is within the specified conditions at installation and remains within the specified conditions during the life of the system.

#### **Application Precautions** 5

/! WARNING Always heed these precautions. Failure to abide by the following precautions could lead to serious or possibly fatal injury.

- Always connect to a ground of 100 Ω or less when installing the Units. Not connecting to a ground of 100  $\Omega$  or less may result in electric shock.
- A ground of 100  $\Omega$  or less must be installed when shorting the GR and LG terminals on the Power Supply Unit.
- Always turn OFF the power supply to the PC before attempting any of the following. Not turning OFF the power supply may result in malfunction or electric shock.
  - Mounting or dismounting Power Supply Units, I/O Units, CPU Units, Inner Boards, or any other Units.
  - Assembling the Units.
  - Setting DIP switches or rotary switches.
  - Connecting cables or wiring the system.
  - Connecting or disconnecting the connectors.
- /!\ Caution

Failure to abide by the following precautions could lead to faulty operation of the PC or the system, or could damage the PC or PC Units. Always heed these precautions.

- Always turn ON power to the PC before turning ON power to the control system. If the PC power supply is turned ON after the control power supply, temporary errors may result in control system signals because the output terminals on DC Output Units and other Units will momentarily turn ON when power is turned ON to the PC.
- Fail-safe measures must be taken by the customer to ensure safety in the event that outputs from Output Units remain ON as a result of internal circuit failures, which can occur in relays, transistors, and other elements.
- Fail-safe measures must be taken by the customer to ensure safety in the event of incorrect, missing, or abnormal signals caused by broken signal lines, momentary power interruptions, or other causes.
- Interlock circuits, limit circuits, and similar safety measures in external circuits (i.e., not in the Programmable Controller) must be provided by the customer.
- Always use the power supply voltages specified in the operation manuals. An incorrect voltage may result in malfunction or burning.
- Take appropriate measures to ensure that the specified power with the rated voltage and frequency is supplied in places where the power supply is unstable. An incorrect power supply may result in malfunction.
- Install external breakers and take other safety measures against short-circuiting in external wiring. Insufficient safety measures against short-circuiting may result in burning.
- Do not apply voltages to the Input Units in excess of the rated input voltage. Excess voltages may result in burning.
- Do not apply voltages or connect loads to the Output Units in excess of the maximum switching capacity. Excess voltage or loads may result in burning.
- Disconnect the functional ground terminal when performing withstand voltage tests. Not disconnecting the functional ground terminal may result in burning.
- Install the Units properly as specified in the operation manuals. Improper installation of the Units may result in malfunction.

- Be sure that all the mounting screws, terminal screws, and cable connector screws are tightened to the torque specified in the relevant manuals. Incorrect tightening torque may result in malfunction.
- Leave the label attached to the Unit when wiring. Removing the label may result in malfunction if foreign matter enters the Unit.
- Remove the label after the completion of wiring to ensure proper heat dissipation. Leaving the label attached may result in malfunction.
- Use crimp terminals for wiring. Do not connect bare stranded wires directly to terminals. Connection of bare stranded wires may result in burning.
- Wire all connections correctly.
- Double-check all wiring and switch settings before turning ON the power supply. Incorrect wiring may result in burning.
- Mount Units only after checking terminal blocks and connectors completely.
- Be sure that the terminal blocks, Memory Units, expansion cables, and other items with locking devices are properly locked into place. Improper locking may result in malfunction.
- Check switch settings, the contents of the DM Area, and other preparations before starting operation. Starting operation without the proper settings or data may result in an unexpected operation.
- Check the user program for proper execution before actually running it on the Unit. Not checking the program may result in an unexpected operation.
- Confirm that no adverse effect will occur in the system before attempting any of the following. Not doing so may result in an unexpected operation.
  - Changing the operating mode of the PC.
  - Force-setting/force-resetting any bit in memory.
  - · Changing the present value of any word or any set value in memory.
- Resume operation only after transferring to the new CPU Unit the contents of the DM Area, HR Area, and other data required for resuming operation. Not doing so may result in an unexpected operation.
- Do not pull on the cables or bend the cables beyond their natural limit. Doing either of these may break the cables.
- Do not place objects on top of the cables or other wiring lines. Doing so may break the cables.
- When replacing parts, be sure to confirm that the rating of a new part is correct. Not doing so may result in malfunction or burning.
- Before touching a Unit, be sure to first touch a grounded metallic object in order to discharge any static build-up. Not doing so may result in malfunction or damage.
- When transporting or storing circuit boards, cover them in antistatic material to protect them from static electricity and maintain the proper storage temperature.
- Do not touch circuit boards or the components mounted to them with your bare hands. There are sharp leads and other parts on the boards that may cause injury if handled improperly.
- Data in the DM Area, error history, EM Area, or Timer/Counter Area may become corrupted if power is not supplied for an extended period of time. Program the PC to check SR 24914 before starting operation. If SR 24914 is ON, the memory areas that are normally held during power interruptions will not have been held properly (i.e., the data will be corrupted). (The data in the DM Area can be backed up to flash memory by turning ON SR 25200.)

### 6 Data Backup

#### 6-1 Automatic Backup

Data in the Customizable Counter Units is backed up either by a super capacitor or flash memory, as listed in the following table.

Data	Data backup
DM Area (DM 0000 to DM 6143), EM Area (EM 0000 to EM 2047), error history (DM 6144 to DM 6199), and counter present values.	RAM with super capacitor
A setting is provided to either enable or disable holding EM Area data. The default is to not hold the data.	
User program, read-only DM Area (DM 6200 to DM 6599), Unit Setup Area (DM 6600 to DM 6655), expansion instructions information, read/write portion of DM Area (DM 0000 to DM 6143, see note.)	Flash memory

# **Note** The contents of DM 0000 to DM 6143 are written to flash memory only when SR 25200 (DM Area Backup Bit) is turned ON.

The data in RAM is backed up by the super capacitor for 10 days at 25°C. The backup time varies with the ambient temperature as shown in the following graph.



**Note** The times give above assume that the capacitor is completely charged. Power must be supply to the Unit for at least 15 minutes to completely charge the capacitor.

The data backed up by the capacitor will become unstable or corrupted if the backup time is exceeded.

#### 6-2 User Programming

If the power supply is turned OFF for longer than the data backup time (10 days at 25°C), the data in the DM Area, EM Area, and Error Log, as well as counter present values, will be lost and any data that is read will be unstable.

If the power supply is to be turned OFF for an extended period of time, the contents of DM 0000 to DM 6143 can be backed up in flash memory. The Backup Data Corrupted Flag (SR 24914) can also be used as shown below to detect when backup data (i.e., data in the DM Area, EM Area, and Error Log, as well as counter present values) has become corrupted to perform appropriate error processing.



DM 0000 to DM 6143 (read/write portion of DM Area) can be backed up in flash memory by the user as described in the next section.

#### 6-3 Backing Up DM Area to Flash Memory

The contents of DM 0000 to DM 6143 can be written to flash memory by turning ON SR 25200 (DM Flash Memory Backup Bit) in PROGRAM mode. (SR 25200 will turn OFF automatically when transfer has been completed.)

The data stored in flash memory can be read back to DM 0000 to DM 6143 by using the following type of programming.



### 7 Conformance to EC Directives

#### 7-1 Applicable Directives

- EMC Directives
- Low Voltage Directive

#### 7-2 Concepts

#### **EMC Directives**

OMRON devices that comply with EC Directives also conform to the related EMC standards so that they can be more easily built into other devices or machines. The actual products have been checked for conformity to EMC standards (see the following note). Whether the products conform to the standards in the system used by the customer, however, must be checked by the customer. EMC-related performance of the OMRON devices that comply with EC Directives will vary depending on the configuration, wiring, and other conditions of the equipment or control panel in which the OMRON devices are installed. The customer must, therefore, perform final checks to confirm that devices and the overall machine conform to EMC standards.

7

Note Applicable EMC (Electromagnetic Compatibility) standards are as follows:

EMS (Electromagnetic Susceptibility): EN50082-2 EMI (Electromagnetic Interference): EN50081-2 (Radiated emission: 10-m regulations)

#### Low Voltage Directive

Always ensure that devices operating at voltages of 50 to 1,000 VAC or 75 to 1,500 VDC meet the required safety standards for the PC (EN61131-2).

#### 7-3 Conformance to EC Directives

The CS1W-HIO01, CS1W-HCP22, and CS1W-HCA22 Customizable Counter Units comply with EC Directives. To ensure that the machine or device in which a CS1W-HIO01, CS1W-HCP22, or CS1W-HCA22 Customizable Counter Unit is used complies with EC directives, the Unit must be installed as follows:

- *1, 2, 3...* 1. The CS1W-HIO01, CS1W-HCP22, and CS1W-HCA22 Customizable Counter Unit must be installed within a control panel.
  - Reinforced insulation or double insulation must be used for the CS1W-HIO01, CS1W-HCP22, or CS1W-HCA22 Customizable Counter Unit DC power supplies used for the communications and I/O power supplies.
  - 3. CS1W-HIO01, CS1W-HCP22, and CS1W-HCA22 Customizable Counter Units complying with EC Directives also conform to the Common Emission Standard (EN50081-2). When a CS1W-HIO01, CS1W-HCP22, and CS1W-HCA22 Customizable Counter Unit is built into a machine, however, changes can occur, particularly for the radiated emission (10-m regulations), due to the structure of the machine, other connected devices, wiring, etc. The customer must, therefore, perform final checks to confirm that devices and the overall machine using a CS1W-HIO01, CS1W-HCP22, or CS1W-HCA22 Customizable Counter Unit conform to EC standards.

# SECTION 1 Memory Areas

This section describes the memory areas that can be used in the Customizable Counter Units.

The following memory areas can be used with the Customizable Counter Units. Addresses not listed in the following table cannot be used as operations in the ladder programming instructions for the Customizable Counter Units.

Data area	Size	Words	Bits	Function
Input Area	12 bits	IR 000	IR 00000 to IR 00011	Bits in the Input Area are allocated to in- put terminals. These allocations are fixed and cannot be changed.
				IR 00000 to IR 00003 can be used either as normal inputs or as interrupt inputs. Interrupt inputs are used in Input Interrupt Mode or Counter Mode.
Output Area	8 bits	IR 001	IR 00100 to IR 00107	Bits in the Output Area are allocated to output terminals. These allocations are fixed and cannot be changed.
				IR 00108 to IR 00115 can also be used as work bits in programming.
Work Area	1,088 bits	IR 002 to IR 049	IR 00200 to IR 04915	Work bits do not have any specific func-
		IR 200 to IR 219	IR 20000 to IR 21915	tion, and they can be freely used within the program.
SR Area	568 bits	SR 220 to SR 255	SR 22000 to SR 25507	These bits serve specific functions such as flags and control bits.
				SR 230 to SR 239 are used to exchange data with the I/O memory in the CPU Unit.
AR Area	448 bits	AR 00 to AR 27	AR 0000 to AR 2715	These bits serve specific functions such as flags and control bits.
TR Area	8 bits		TR 0 to TR 7	These bits are used to temporarily store ON/OFF status at program branches.
LR Area	256 bits	LR 00 to LR 31	LR 0000 to LR 3115	These bits are used to exchange data with the CPU Unit. Cyclic data transfers can be set up with user-specified words in the CPU Unit.
				Up to 32 I/O words of data can be ex- changed. The settings for the LR Area links are made in DM 6601 to DM 6604 of the Customizable Counter Unit.
Timer/Counter Area	256 bits	TIM/CNT 000 to TIM/C (timer/counter numbers		The timer numbers in the Timer/Counter Area are allocated to create timers and counters. The same numbers are used for both timers and counters.
Read/Write portion of DM Area	6,144 words	DM 0000 to DM 6143		DM Area data can be read and written in word units only. Word values are retained when power is turned OFF or when the operating mode is switched.
				The contents of the DM Area can be backed up in flash memory by turning on a control bit (SR 25200). Data can be read from flash memory using XFER(70).
EM Area	2,048 words	EM 0000 to EM 2047		EM area data can be read and written in word units only.
				It is possible to set whether the EM Area is retained or cleared when power is turned OFF or when the operating mode is switched.

# SECTION 2 Instruction Set

The Customizable Counter Units have a large programming instruction set that allows for easy programming for many applications. This section explains instructions individually and provides the ladder diagram symbol, data areas, and flags used with each.

2-1	Instructio	on Tables	6
	2-1-1	Instructions with Fixed Function Codes	6
	2-1-2	Expansion Instructions	7
	2-1-3	Alphabetic List by Mnemonic	7
2-2	Sequence	e Input Instructions	10
	2-2-1	LOAD, LOAD NOT, AND, AND NOT, OR, and OR NOT	10
	2-2-2	AND LOAD and OR LOAD	11
2-3	Sequence	e Output Instructions	11
	2-3-1	OUTPUT and OUTPUT NOT – OUT and OUT NOT	11
	2-3-2	SET and RESET – SET and RSET	12
	2-3-3	KEEP – KEEP(11)	13
	2-3-4	DIFFERENTIATE UP and DOWN – DIFU(13) and DIFD(14)	13
2.4			
2-4	-	e Control Instructions	14
	2-4-1	NO OPERATION – NOP(00)	14
	2-4-2	END - END(01)	14
	2-4-3	INTERLOCK and INTERLOCK CLEAR – IL(02) and ILC(03)	15
	2-4-4	JUMP and JUMP END – JMP(04) and JME(05) $\dots$	17
2-5		d Counter Instructions	18
	2-5-1	TIMER – TIM	19
	2-5-2	COUNTER – CNT	20
	2-5-3	REVERSIBLE COUNTER – CNTR(12)	21
	2-5-4	HIGH-SPEED TIMER – TIMH(15)	22
	2-5-5	ONE-MS TIMER – TMHH(—)	23
2-6	Data Shif	ft Instructions	24
	2-6-1	SHIFT REGISTER – SFT(10)	24
	2-6-2	WORD SHIFT – WSFT(16)	25
	2-6-3	ARITHMETIC SHIFT LEFT – ASL(25)	26
	2-6-4	ARITHMETIC SHIFT RIGHT – ASR(26)	26
	2-6-5	ROTATE LEFT – ROL(27)	27
	2-6-6	ROTATE RIGHT – ROR(28)	27
	2-6-7	ONE DIGIT SHIFT LEFT – SLD(74)	28
	2-6-8	ONE DIGIT SHIFT RIGHT – SRD(75)	29
	2-6-9	REVERSIBLE SHIFT REGISTER – SFTR(84)	29
	2-6-10	ASYNCHRONOUS SHIFT REGISTER – ASFT(17)	31
2-7		vement Instructions	32
2-7	2-7-1	MOVE – MOV(21)	32
	2-7-1	MOVE NOT – MVN(22)	33
	2-7-2	DOUBLE MOVE – MOVL(—)	34
	2-7-3	BLOCK TRANSFER – XFER(70)	35
	2-7-4 2-7-5	BLOCK SET – BSET(71)	37
		DATA EXCHANGE – $XCHG(73)$	38
	2-7-6		
	2-7-7	SINGLE WORD DISTRIBUTE – DIST(80)	38
	2-7-8	DATA COLLECT – COLL(81)	40
	2-7-9	MOVE BIT – MOVB(82)	42
	2-7-10	MOVE DIGIT – MOVD(83)	43
2-8		son Instructions	44
	2-8-1	COMPARE – CMP(20)	44
	2-8-2	TABLE COMPARE – TCMP(85)	45
	2-8-3	BLOCK COMPARE – BCMP(68)	46
	2-8-4	DOUBLE COMPARE – CMPL(60)	48

	2-8-5	SIGNED BINARY COMPARE – CPS(—)	49
	2-8-6	DOUBLE SIGNED BINARY COMPARE – CPSL(	50
	2-8-7	AREA RANGE COMPARE – ZCP(—)	52
	2-8-8	DOUBLE AREA RANGE COMPARE – ZCPL()	53
2-9	Conversi	ion Instructions	54
	2-9-1	BCD-TO-BINARY – BIN(23)	54
	2-9-2	BINARY-TO-BCD – BCD(24)	55
	2-9-3	DOUBLE BCD-TO-DOUBLE BINARY – BINL(58)	55
	2-9-4	DOUBLE BINARY-TO-DOUBLE BCD – BCDL(59)	56
	2-9-5	2'S COMPLEMENT – NEG(—)	57
	2-9-6	DOUBLE 2'S COMPLEMENT – NEGL(—)	58
2-10		ntrol Instructions	59
2 10	2-10-1	SCALING – SCL(66)	59
	2-10-2	SIGNED BINARY TO BCD SCALING – SCL2(—)	60
	2-10-3	BCD TO SIGNED BINARY SCALING – SCL3(—)	62
	2-10-4	AVERAGE VALUE – AVG(—)	64
2-11		instructions	66
2 11	2-11-1	SET CARRY – STC(40)	66
	2-11-2	CLEAR CARRY – $CLC(41)$	66
2-12		Math Instructions	66
2-12	2-12-1	BCD ADD – ADD(30)	66
	2-12-1	BCD SUBTRACT – SUB(31)	67
	2-12-2	BCD MULTIPLY – MUL(32)	69
	2-12-3	$BCD DIVIDE - DIV(33) \dots $	70
	2-12-4	DOUBLE BCD ADD – ADDL(54)	70
	2-12-5	DOUBLE BCD ADD – ADDL(34) DOUBLE BCD SUBTRACT – SUBL(55)	73
	2-12-0	DOUBLE BCD SUBTRACT – SUBL(55) DOUBLE BCD MULTIPLY – MULL(56)	73
	2-12-7	DOUBLE BCD DIVIDE – DIVL(57)	74
	2-12-8	$BINARY ADD - ADB(50) \dots \dots$	76
	2-12-9	BINARY SUBTRACT – SBB(51)	70
	2-12-10	BINARY MULTIPLY – MLB(52)	78
	2-12-11 2-12-12	BINARY DIVIDE – DVB(53)	78
	2-12-12	DOUBLE BINARY ADD – ADBL(47)	80
	2-12-13	DOUBLE BINARY SUBTRACT – SBBL(48)	80
	2-12-14	SIGNED BINARY MULTIPLY – MBS(—)	83
	2-12-15	DOUBLE SIGNED BINARY MULTIPLY – MBSL(—)	83
	2-12-10	SIGNED BINARY DIVIDE – DBS(—)	85
	2-12-17	DOUBLE SIGNED BINARY DIVIDE – DBS(—)	85
0 12			
2-13	2-13-1	ta Processing Instructions	87 87
	2-13-1 2-13-2	FIND MIXIMUM – $MIX(-)$	
0.14			88
2-14	-	Math Instructions	89
	2-14-1	ARITHMETIC PROCESS – APR(—)	89
	2-14-2	BIT COUNTER – BCNT(67)	92
2-15	-	structions	92
	2-15-1	COMPLEMENT – COM(29)	92
	2-15-2	LOGICAL AND – ANDW(34)	93
	2-15-3	LOGICAL OR – ORW(35)	93
	2-15-4	EXCLUSIVE OR – XORW(36)	94
	2-15-5	EXCLUSIVE NOR – XNRW(37)	95
2-16		nt/Decrement Instructions	95
	2-16-1	BCD INCREMENT – INC(38)	95
	2-16-2	BCD DECREMENT – DEC(39)	96
2-17	Subroutin	ne Instructions	96
	2-17-1	SUBROUTINE ENTER – SBS(91)	96
	2-17-2	SUBROUTINE DEFINE and RETURN – SBN(92)/RET(93)	98
	2-17-3	MACRO – MCRO(99)	99
2-18	Interrupt	Control Instructions	103
	2-18-1	INTERRUPT CONTROL – INT(89)	103

	2-18-2	INTERVAL TIMER – STIM(69)	104
2-19	High-Spe	ed Counter/Pulse Output Instructions	107
	2-19-1	SET PULSES – PULS(65)	107
	2-19-2	SPEED OUTPUT– SPED(64)	110
	2-19-3	PULSE OUTPUT – PLS2(—)	113
	2-19-4	ACCELERATION CONTROL – ACC(—)	117
	2-19-5	REGISTER COMPARISON TABLE – CTBL(63)	121
	2-19-6	MODE CONTROL – INI(61)	125
	2-19-7	HIGH-SPEED COUNTER PV READ – PRV(62)	127
2-20	I/O Instru	ctions	128
	2-20-1	I/O REFRESH – IORF(97)	128
2-21	Step Instr STEP DE	uctions: FINE and STEP START–STEP(08)/SNXT(09)	129
2-22	FAILURE	or Instructions: E ALARM AND RESET – FAL(06) and FAILURE ALARM – FALS(07)	131

#### 2-1 Instruction Tables

This section provides tables of the instructions available in the Customizable Counter Unit. The first two tables can be used to find instructions by function code. The last table can be used to find instructions by mnemonic.

#### 2-1-1 Instructions with Fixed Function Codes

The following table lists the instructions that have fixed function codes. Each instruction is listed by mnemonic and by instruction name. Use the numbers in the leftmost column as the left digit and the number in the column heading as the right digit of the function code. The @ symbol indicates instructions with differentiated forms.

Expansion instructions without default function codes must be allocated function codes to enable using them. Even the expansion instructions with default function codes have been omitted from the following table and space has been provided so that you can write in the ones you will be using. Refer to the next page for details on expansion instructions.

Left		Right digit									
digit	0	1	2	3	4	5	6	7	8	9	
0	NOP NO OPERATION	END END	IL INTERLOCK	ILC INTERLOCK CLEAR	JMP JUMP	JME JUMP END	(@) FAL FAILURE ALARM AND RESET	FALS SEVERE FAILURE ALARM	STEP STEP DEFINE	SNXT STEP START	
1	<b>SFT</b> SHIFT REGISTER	KEEP KEEP	CNTR REVERS- IBLE COUNTER	DIFFER- ENTIATE UP	DIFFER- ENTIATE DOWN	TIMH HIGH- SPEED TIMER	(@) WSFT WORD SHIFT	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	
2	CMP COMPARE	(@) MOV MOVE	(@) MVN MOVE NOT	(@) BIN BCD TO BINARY	(@) BCD BINARY TO BCD	(@) ASL SHIFT LEFT	<b>(@) ASR</b> SHIFT RIGHT	(@) ROL ROTATE LEFT	<b>(@) ROR</b> ROTATE RIGHT	(@) COM COMPLE- MENT	
3	(@) ADD BCD ADD	(@) SUB BCD SUBTRACT	(@) MUL BCD MULTIPLY	(@) DIV BCD DIVIDE	(@) ANDW LOGICAL AND	(@) ORW LOGICAL OR	(@) XORW EXCLUSIVE OR	(@) XNRW EXCLUSIVE NOR	(@) INC INCREMENT	(@) DEC DECRE- MENT	
4	(@) STC SET CARRY	(@) CLC CLEAR CARRY						(Expansion Instruction)	(Expansion Instruction)		
5	(@) ADB Binary Add	(@) SBB BINARY SUBTRACT	(@) MLB Binary Multiply	(@) DVB BINARY DIVIDE	(@) ADDL DOUBLE BCD ADD	(@) SUBL DOUBLE BCD SUBTRACT	(@) MULL DOUBLE BCD MULTIPLY	(@) DIVL DOUBLE BCD DIVIDE	(@) BINL DOUBLE BCD-TO- DOUBLE BINARY	(@) BCDL DOUBLE BINARY-TO- DOUBLE BCD	
6											
	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	
7	<b>(@) XFER</b> BLOCK TRANSFER	(@) BSET BLOCK SET	(@) ROOT SQUARE ROOT	(@) XCHG DATA EXCHANGE	(@) SLD ONE DIGIT SHIFT LEFT	(@) SRD ONE DIGIT SHIFT RIGHT					
8	(@) DIST SINGLE WORD DISTRIBUTE	(@) COLL DATA COLLECT	(@) MOVB MOVE BIT	(@) MOVD MOVE DIGIT	(@) SFTR REVERS- IBLE SHIFT REGISTER	(@) TCMP TABLE COMPARE		(Expansion Instruction)	(Expansion Instruction)	(Expansion Instruction)	
9	(@) SEND NETWORK SEND	(@) SBS SUBROU- TINE ENTRY	SBN SUBROU- TINE DEFINE	<b>RET</b> SUBROU- TINE RETURN				<b>(@) IORF</b> I/O REFRESH		(@) MCRO MACRO	

#### 2-1-2 Expansion Instructions

The expansion instructions that can be used are listed below, along with the default function codes that are assigned when the Customizable Counter Unit is shipped.

Name	Mnemonic	Default function code
ASYNCHRONOUS SHIFT REGISTER	ASFT	17
Not used.	FUN (See note 2.)	18
Not used.	FUN (See note 2.)	19
DOUBLE BINARY ADD	ADBL	47
DOUBLE BINARY SUBTRACT	SBBL	48
DOUBLE COMPARE	CMPL	60
MODE CONTROL	INI (See note 1.)	61
HIGH-SPEED COUNTER PV READ	PRV (See note 1.)	62
COMPARISON TABLE LOAD	CTBL (See note 1.)	63
SPEED OUTPUT	SPED (See note 1.)	64
SET PULSES	PULS (See note 1.)	65
SCALING	SCL	66
BIT COUNTER	BCNT	67
BLOCK COMPARE	BCMP	68
INTERVAL TIMER	STIM	69
DOUBLE 2'S COMPLEMENT	NEGL (See note 1.)	87
Not used.	FUN (See note 2.)	88
INTERRUPT CONTROL	INT	89

Name	Mnemonic	Default function code
ACCELERATION CON- TROL	ACC	
ARITHMETIC PROCESS	APR	
AVERAGE VALUE	AVG	
SIGNED BINARY COMPARE	CPS	
DOUBLE SIGNED BINARY COMPARE	CPSL	
SIGNED BINARY DIVIDE	DBS	
DOUBLE SIGNED BINARY DIVIDE	DBSL	
FIND MAXIMUM	MAX	
SIGNED BINARY MUL- TIPLY	MBS	
DOUBLE SIGNED BINARY MULTIPLY	MBSL	
FIND MINIMUM	MIN	
DOUBLE MOVE	MOVL	
2'S COMPLEMENT	NEG	
PULSE OUTPUT	PLS2	
SIGNED BINARY TO BCD SCALING	SCL2	
BCD TO SIGNED BINARY SCALING	SCL3	
AREA RANGE COMPARE	ZCP	
DOUBLE AREA RANGE COMPARE	ZCPL	

- Note 1. The default values depend on the model of the Customizable Counter Unit.
  - 2. These instructions are supported by the CQM1H, but not by the Customizable Counter Unit. These instructions will be processed as NOPs if they are transferred to a Customizable Counter Unit.

#### 2-1-3 Alphabetic List by Mnemonic

Dashes ("–") in the *Code* column indicate expansion instructions, which do not have fixed function codes. "None" indicates instructions for which function codes are not used. The @ symbol indicates instructions with differentiated forms.

Mnemonic	Code	Words	Name	Page
ACC (@)		4	ACCELERATION CONTROL	117
ADB (@)	50	4	BINARY ADD	76
ADBL (@)	47	4	DOUBLE BINARY ADD	80
ADD (@)	30	4	BCD ADD	66
ADDL (@)	54	4	DOUBLE BCD ADD	72
AND	None	1	AND	10
AND LD	None	1	AND LOAD	11
AND NOT	None	1	AND NOT	10

ASL (@)         25         2         ARITHMETIC S           ASR (@)         26         2         ARITHMETIC S           AVG          4         AVERAGE VAL           BCD (@)         24         3         BINARY TO BC           BCDL (@)         59         3         DOUBLE BINA           BCMP (@)         68         4         BLOCK COMP/           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAF           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE O           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAF           CPSL <th>US SHIFT REGISTER HIFT LEFT HIFT RIGHT JE D RY-TO-DOUBLE BCD RE TO-DOUBLE BINARY PARE COUNTER</th> <th>93         89         31         26         64         55         56         46         92         54         55         37         66         44         48         20         21         40</th>	US SHIFT REGISTER HIFT LEFT HIFT RIGHT JE D RY-TO-DOUBLE BCD RE TO-DOUBLE BINARY PARE COUNTER	93         89         31         26         64         55         56         46         92         54         55         37         66         44         48         20         21         40
ASFT(@)         17         4         ASYNCHRONG           ASL (@)         25         2         ARITHMETIC S           ASR (@)         26         2         ARITHMETIC S           AVG          4         AVERAGE VAL           BCD (@)         24         3         BINARY TO BC           BCDL (@)         59         3         DOUBLE BINA           BCMP (@)         68         4         BLOCK COMP           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAF           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE O           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS <td>US SHIFT REGISTER HIFT LEFT HIFT RIGHT JE D RY-TO-DOUBLE BCD RE TO-DOUBLE BINARY PARE COUNTER</td> <td>31         26         64         55         56         46         92         54         55         37         66         44         48         20         21</td>	US SHIFT REGISTER HIFT LEFT HIFT RIGHT JE D RY-TO-DOUBLE BCD RE TO-DOUBLE BINARY PARE COUNTER	31         26         64         55         56         46         92         54         55         37         66         44         48         20         21
ASL (@)         25         2         ARITHMETIC S           ASR (@)         26         2         ARITHMETIC S           AVG          4         AVERAGE VAL           BCD (@)         24         3         BINARY TO BC           BCDL (@)         59         3         DOUBLE BINA           BCMP (@)         68         4         BLOCK COMP/           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAF           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE O           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAF           CTBL(@)         63	HIFT LEFT HIFT RIGHT JE D RY-TO-DOUBLE BCD RE Y TO-DOUBLE BINARY PARE COUNTER	26         26         26         64         55         56         46         92         54         55         37         66         44         48         20         21
ASR (@)         26         2         ARITHMETIC S           AVG          4         AVERAGE VAL           BCD (@)         24         3         BINARY TO BC           BCDL (@)         59         3         DOUBLE BINAL           BCMP (@)         68         4         BLOCK COMP/           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAR           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE C           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPSL          4         SIGNED BINAR           CTBL(@)         63         4         COMPARISON           DBS (@)	HIFT RIGHT JE D RY-TO-DOUBLE BCD RE COUNTER COUNTER	26         64         55         56         46         92         54         55         37         66         44         48         20         21
AVG         —         4         AVERAGE VAL           BCD (@)         24         3         BINARY TO BC           BCDL (@)         59         3         DOUBLE BINAL           BCMP (@)         68         4         BLOCK COMP/           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAF           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE C           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS         —         4         SIGNED BINAF           CPSL         —         4         SIGNED BINAF           DBS (@)         —         4         SIGNED BINAF	JE D RY-TO-DOUBLE BCD RE TO-DOUBLE BINARY PARE COUNTER	64         55         56         46         92         54         55         37         66         44         48         20         21
BCD (@)         24         3         BINARY TO BC           BCDL (@)         59         3         DOUBLE BINAL           BCMP (@)         68         4         BLOCK COMPA           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAR           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE O           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	D RY-TO-DOUBLE BCD RE Y TO-DOUBLE BINARY PARE COUNTER	55         56         46         92         54         55         37         66         44         48         20         21
BCDL (@)         59         3         DOUBLE BINAL           BCMP (@)         68         4         BLOCK COMP/           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAR           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE C           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	RY-TO-DOUBLE BCD RE TO-DOUBLE BINARY PARE COUNTER	56 46 92 54 55 37 66 44 48 20 21
BCMP (@)         68         4         BLOCK COMPA           BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAR           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMP         20         3         COMPARE           CMP         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE O           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	RE Y TO-DOUBLE BINARY PARE COUNTER	46 92 54 55 37 66 44 48 20 21
BCNT (@)         67         4         BIT COUNTER           BIN (@)         23         3         BCD-TO-BINAR           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE O           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	Y TO-DOUBLE BINARY PARE COUNTER	92 54 55 37 66 44 48 20 21
BIN (@)         23         3         BCD-TO-BINAR           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMP         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE (           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	Y TO-DOUBLE BINARY PARE COUNTER	54 55 37 66 44 48 20 21
BIN (@)         23         3         BCD-TO-BINAR           BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMP         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE (           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	PARE	55 37 66 44 48 20 21
BINL (@)         58         3         DOUBLE BCD-           BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COM           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE O           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS         —         4         SIGNED BINAF           CPSL         —         4         COMPARISON           DBS (@)         —         4         SIGNED BINAF	PARE COUNTER	37       66       44       48       20       21
BSET (@)         71         4         BLOCK SET           CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMP         60         4         DOUBLE COMI           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE (COUNTER)           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAF           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAF	PARE COUNTER	66 44 48 20 21
CLC (@)         41         1         CLEAR CARRY           CMP         20         3         COMPARE           CMPL         60         4         DOUBLE COMI           CNT         None         2         COUNTER           CNTR         12         3         REVERSIBLE (           COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS         —         4         SIGNED BINAF           CTBL(@)         63         4         COMPARISON           DBS (@)         —         4         SIGNED BINAF	PARE COUNTER	44 48 20 21
CMP203COMPARECMPL604DOUBLE COMCNTNone2COUNTERCNTR123REVERSIBLE COUNTERCOLL (@)814DATA COLLECCOM (@)292COMPLEMENTCPS4SIGNED BINAFCPSL4DOUBLE SIGNCTBL(@)634COMPARISONDBS (@)4SIGNED BINAF	PARE COUNTER	48 20 21
CMPL604DOUBLE COMCNTNone2COUNTERCNTR123REVERSIBLE (COLL (@)814DATA COLLECCOM (@)292COMPLEMENTCPS4SIGNED BINAFCPSL4DOUBLE SIGNCTBL(@)634COMPARISONDBS (@)4SIGNED BINAF	COUNTER F	20 21
CNTR123REVERSIBLE ( COLL (@)COLL (@)814DATA COLLECCOM (@)292COMPLEMENTCPS4SIGNED BINAFCPSL4DOUBLE SIGNCTBL(@)634COMPARISONDBS (@)4SIGNED BINAF	COUNTER F	21
COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CPSL          4         DOUBLE SIGN           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	Г	
COLL (@)         81         4         DATA COLLEC           COM (@)         29         2         COMPLEMENT           CPS          4         SIGNED BINAR           CPSL          4         DOUBLE SIGN           CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAR	Г	
COM (@)292COMPLEMENTCPS—4SIGNED BINAFCPSL—4DOUBLE SIGNCTBL(@)634COMPARISONDBS (@)—4SIGNED BINAF		40
CPS—4SIGNED BINARCPSL—4DOUBLE SIGNCTBL(@)634COMPARISONDBS (@)—4SIGNED BINAR		92
CPSL—4DOUBLE SIGNCTBL(@)634COMPARISONDBS (@)—4SIGNED BINAF	Y COMPARE	49
CTBL(@)         63         4         COMPARISON           DBS (@)          4         SIGNED BINAF		50
DBS (@) — 4 SIGNED BINAF		121
	-	85
		86
DEC (@) 39 2 BCD DECREM		96
DIFD 14 2 DIFFERENTIAT		13
DIFU 13 2 DIFFERENTIAT	-	13
DIST (@) 80 4 SINGLE WORD		38
DIV (@) 33 4 BCD DIVIDE		70
DIVL (@) 57 4 DOUBLE BCD		75
DVB (@) 53 4 BINARY DIVIDI		79
END 01 1 END		14
FAL (@) 06 2 FAILURE ALAR	M AND RESET	131
FALS 07 2 SEVERE FAILU		131
IL 02 1 INTERLOCK		15
ILC 03 1 INTERLOCK C		15
INC (@) 38 2 INCREMENT		95
INI (@) 61 4 MODE CONTR		125
INT (@) 89 4 INTERRUPT C		103
IORF (@) 97 3 I/O REFRESH		128
JME 05 2 JUMP END		17
JMP 04 2 JUMP		17
KEEP 11 2 KEEP		13
LD None 1 LOAD		10
LD NOT None 1 LOAD NOT		10
MAX (@) — 4 FIND MAXIMUI		87
MBS (@) — 4 SIGNED BINAF		83
MBSL (@) — 4 DOUBLE SIGN		84

Mnemonic	Code	Words	Name	Page
MCRO (@)	99	4	MACRO	99
MIN (@)		4	FIND MINIMUM	88
MLB (@)	52	4	BINARY MULTIPLY	78
MOV (@)	21	3	MOVE	32
MOVB (@)	82	4	MOVE BIT	42
MOVD (@)	83	4	MOVE DIGIT	43
MOVL		4	DOUBLE MOVE	34
MUL (@)	32	4	BCD MULTIPLY	69
MULL (@)	56	4	DOUBLE BCD MULTIPLY	74
MVN (@)	22	3	MOVE NOT	33
NEG (@)		4	2'S COMPLEMENT	57
NEGL (@)	87	4	DOUBLE 2'S COMPLEMENT	58
NOP	00	1	NO OPERATION	14
OR	None	1	OR	10
OR LD	None	1	OR LOAD	11
OR NOT	None	1	OR NOT	10
ORW (@)	35	4	LOGICAL OR	93
OUT	None	2	OUTPUT	11
OUT NOT	None	2	OUTPUT NOT	11
PLS2 (@)		4	PULSE OUTPUT	113
PRV (@)	62	4	HIGH-SPEED COUNTER PV READ	127
PULS (@)	65	4	SET PULSES	107
RET	93	1	SUBROUTINE RETURN	98
ROL (@)	27	2	ROTATE LEFT	27
ROR (@)	28	2	ROTATE RIGHT	27
RSET	None	2	RESET	12
SBB (@)	51	4	BINARY SUBTRACT	77
SBBL (@)	48	4	DOUBLE BINARY SUBTRACT	81
SBN	92	2	SUBROUTINE DEFINE	98
SBS (@)	91	2	SUBROUTINE ENTRY	96
SCL (@)	66	4	SCALING	59
SCL2 (@)		4	SIGNED BINARY TO BCD SCALING	60
SCL3 (@)		4	BCD TO SIGNED BINARY SCALING	62
SET	None	2	SET	12
SFT	10	3	SHIFT REGISTER	24
SFTR (@)	84	4	REVERSIBLE SHIFT REGISTER	29
SLD (@)	74	3	ONE DIGIT SHIFT LEFT	28
SNXT	09	2	STEP START	129
SPED (@)	64	4	SPEED OUTPUT	110
SRD (@)	75	3	ONE DIGIT SHIFT RIGHT	29
STC (@)	40	1	SET CARRY	66
STEP	08	2	STEP DEFINE	129
STIM (@)	69	4	INTERVAL TIMER	104
SUB (@)	31	4	BCD SUBTRACT	67
SUBL (@)	55	4	DOUBLE BCD SUBTRACT	73
TCMP (@)	85	4	TABLE COMPARE	45
TIM	None	2	TIMER	19
TIMH	15	3	HIGH-SPEED TIMER	22

Mnemonic	Code	Words	Name	Page
WSFT (@)	16	3	WORD SHIFT	25
XCHG (@)	73	3	DATA EXCHANGE	38
XFER (@)	70	4	BLOCK TRANSFER	35
XNRW (@)	37	4	EXCLUSIVE NOR	95
XORW (@)	36	4	EXCLUSIVE OR	94
ZCP		4	AREA RANGE COMPARE	52
ZCPL		4	DOUBLE AREA RANGE COMPARE	53

#### 2-2 Sequence Input Instructions

#### 2-2-1 LOAD, LOAD NOT, AND, AND NOT, OR, and OR NOT

	Ladder Symbols	<b>Operand Data Areas</b>			
	В	B: Bit			
LOAD – LD	•1	IR, SR, AR, TIM/CNT, LR, TR			
LOAD NOT – LD NOT	B J/	<b>B</b> : Bit			
		IR, SR, AR, TIM/CNT, LR			
AND – AND	B	<b>B</b> : Bit			
	11	IR, SR, AR, TIM/CNT, LR			
AND NOT – AND NOT	B /¥	B: Bit			
	Xr	IR, SR, AR, TIM/CNT, LR			
OR – OR	В	B: Bit			
	Ĩ	IR, SR, AR, TIM/CNT, LR			
OR NOT – OR NOT	В	B: Bit			
	— <u> </u>	IR, SR, AR, TIM/CNT, LR			

There is no limit to the number of any of these instructions, or restrictions in the order in which they must be used, as long as the operands are in the appropriate address ranges.

**Description** The status of the bit operand (B) assigned to LD or LD NOT determines the first execution condition. AND takes the logical AND between the execution condition and the status of its bit operand; AND NOT, the logical AND between the execution condition and the inverse of the status of its bit operand. OR takes the logical OR between the execution condition and the status of its bit operand; OR NOT, the logical OR between the execution condition and the inverse of the status of its bit operand; OR NOT, the logical OR between the execution condition and the inverse of the status of its bit operand; OR NOT, the logical OR between the execution condition and the inverse of the status of its bit operand.

Flags There are no flags affected by these instructions.

Limitations

#### 2-2-2 AND LOAD and OR LOAD



When instructions are combined into blocks that cannot be logically combined using only OR and AND operations, AND LD and OR LD are used. Whereas AND and OR operations logically combine a bit status and an execution condition, AND LD and OR LD logically combine two execution conditions, the current one and the last unused one.

In order to draw ladder diagrams, it is not necessary to use AND LD and OR LD instructions, nor are they necessary when inputting ladder diagrams directly, as is possible from the CX-Programmer. They are required, however, to convert the program to and input it in mnemonic form.

Flags There are no flags affected by these instructions.

#### **2-3 Sequence Output Instructions**

There are seven instructions that can be used generally to control individual bit status. These are OUT, OUT NOT, DIFU(13), DIFD(14), SET, RSET, and KEEP(11). These instructions are used to turn bits ON and OFF in different ways.

В

#### 2-3-1 OUTPUT and OUTPUT NOT – OUT and OUT NOT

OUTPUT – OUT

Ladder Symbol

**Operand Data Areas** 



OUTPUT NOT - OUT NOT

Ladder Symbol

**Operand Data Areas** 



B: Bit IR, SR, AR, LR

Limitations

Description

Any output bit can generally be used in only one instruction that controls its status.

OUT and OUT NOT are used to control the status of the designated bit according to the execution condition.

OUT turns ON the designated bit for an ON execution condition, and turns OFF the designated bit for an OFF execution condition. With a TR bit, OUT appears at a branching point rather than at the end of an instruction line.

OUT NOT turns ON the designated bit for a OFF execution condition, and turns OFF the designated bit for an ON execution condition.

OUT and OUT NOT can be used to control execution by turning ON and OFF bits that are assigned to conditions on the ladder diagram, thus determining execution conditions for other instructions. This is particularly helpful and allows a complex set of conditions to be used to control the status of a single work bit, and then that work bit can be used to control other instructions.

The length of time that a bit is ON or OFF can be controlled by combining the OUT or OUT NOT with TIM. Refer to Examples under 2-5-1 TIMER – TIM for details.

Flags

There are no flags affected by these instructions.

#### 2-3-2 SET and RESET – SET and RSET

	Ladder Symbols	<b>Operand Data Areas</b>
	SET B	B: Bit
		IR, SR, AR, LR
	RSET B	B: Bit
		IR, SR, AR, LR
Description	affect the status of the operand bit whe turns the operand bit OFF when the ex fect the status of the operand bit when The operation of SET differs from that of the operand bit OFF when its execution	e execution condition is ON, and does not en the execution condition is OFF. RSET ecution condition is ON, and does not af- n the execution condition is OFF. of OUT because the OUT instruction turns a condition is OFF. Likewise, RSET differs ns the operand bit ON when its execution
Precautions	ILC(03), or JMP(04) and JME(05), wil	I RSET programmed between IL(02) and I not change when the interlock or jump IP(04) is executed with an OFF execution
Flags	There are no flags affected by these ir	nstructions.
Examples		the difference between OUT and SET/ A), IR 01000 will be turned ON or OFF
		01000 will be turned ON when IR 00001 R 00001 goes OFF) until IR 00002 goes
0000	0 (01000) A	Address Instruction Operands
		00000         LD         00000           00001         OUT         01000
0000	1	



Address	Instruction	Operands
00000	LD	00001
00001	SET	01000
00002	LD	00002
00003	RSET	01000

12

# 2-3-3 KEEP – KEEP(11)

	Ladder Symbol	_	Operand Data Areas	
	KEEP(11	)	B: Bit	
	R	в	IR, SR, AR, LR	
Limitations	Any output bit can generally tus.	be used in only	y one instruction that controls its sta	-
Description	execution conditions. These set input; R, the reset input. K S and reset by R.	execution con EEP(11) oper	of the designated bit based on two ditions are labeled S and R. S is the ates like a latching relay that is set by	e /
	less of whether S stays ON of will go OFF and stay OFF un	or goes OFF. V til reset, regard	OON and stay ON until reset, regard When R turns ON, the designated bi dless of whether R stays ON or goes conditions and KEEP(11) bit status is	t S
	S execution condition			
	R execution condition		ПП	
		1		
	Status of B			
Flags	There are no flags affected b	by this instruct	tion.	
Precautions	normally closed device. Never set (R) for KEEP(11) when th in shutting down the PC's DC	er use an input e input device c power supply	t line that is controlled by an externa t bit in an inverse condition on the re- uses an AC power supply. The delay y (relative to the AC power supply to bit of KEEP(11) to be reset. This situ-	- / )
		it    	KEEP(11) R	
	Bits used in KEEP are not re and INTERLOCK CLEAR IL		s. Refer to the <i>2-4-3 INTERLOCK -</i> 03) for details.	-
2-3-4 DIFFERENTIA	TE UP and DOWN –			
	Ladder Symbo		Operand Data Areas	
	DIFU(13) B		B: Bit	
			IR, SR, AR, LR	

DIFD(14) B

IR, SR, AR, LR

B: Bit

Limitations	Any output bit can generally be used in only one instruction that controls its sta- tus.			
Description	DIFU(13) and DIFD(14) are used to turn the designated bit ON for one cycle only.			
	<ul> <li>Whenever executed, DIFU(13) compares its current execution with the previous execution condition. If the previous execution condition was OFF and the current one is ON, DIFU(13) will turn ON the designated bit. If the previous execution condition was ON and the current execution condition is either ON or OFF, DIFU(13) will either turn the designated bit OFF or leave it OFF (i.e., if the designated bit is already OFF). The designated bit will thus never be ON for longer than one cycle, assuming it is executed each cycle (see <i>Precautions</i>, below).</li> <li>Whenever executed, DIFD(14) compares its current execution with the previous execution condition. If the previous execution condition was ON and the current one is OFF, DIFD(14) will turn ON the designated bit. If the previous execution condition was OFF and the current execution condition is either ON or OFF, DIFD(14) will either turn the designated bit OFF or leave it OFF. The designated bit will thus never be ON for longer than one cycle, assuming it is executed each cycle (see <i>Precautions</i>, below).</li> <li>These instructions are used when differentiated instructions (i.e., those prefixed with an @) are not available and single-cycle execution of a particular instruction is desired. They can also be used with non-differentiated forms of instructions that have differentiated forms when their use will simplify programming. Examples of these are shown below.</li> </ul>			vas OFF and the cur- lf the previous execu- n is either ON or OFF, OFF (i.e., if the desig- ever be ON for longer <i>Precautions</i> , below). ution with the previous as ON and the current ne previous execution is either ON or OFF, OFF. The designated ing it is executed each ns (i.e., those prefixed a particular instruction forms of instructions
Flags	There are no flags affected by these	instructio	ons.	
Precautions	DIFU(13) and DIFD(14) operation can be uncertain when the instructions are programmed between IL and ILC, between JMP and JME, or in subroutines. Refer to 2-4-3 INTERLOCK and INTERLOCK CLEAR – IL(02) and ILC(03), 2-4-4 JUMP and JUMP END – JMP(04) and JME(05), 2-17 Subroutine Instructions, and 2-18-1 INTERRUPT CONTROL – INT(89).			
Example	In this example, IR 00100 will be turned ON for one cycle when IR 00000 goes from OFF to ON. IR 01000 will be turned ON for one cycle when IR 00000 goes from ON to OFF.			5
00000 •	DIFU(13) 01000	Address	Instruction	Operands
		00000	10	00000

# DIFU(13) 01000 Address Instruction Operands DIFD(14) 01000 DIFD(14) 01000 00001 DIFU(13) 01000 00002 DIFD(14) 01000 00002 DIFD(14) 01000

# 2-4 Sequence Control Instructions

#### 2-4-1 NO OPERATION - NOP(00)

Description

NOP(00) is not generally required in programming and there is no ladder symbol for it. When NOP(00) is found in a program, nothing is executed and the program execution moves to the next instruction. When memory is cleared prior to programming, NOP(00) is written at all addresses. NOP(00) can be input through the 00 function code.

Flags

There are no flags affected by NOP(00).

#### 2-4-2 END – END(01)

Ladder Symbol

END(01)

Description

END(01) is required as the last instruction in any program. If there are subroutines, END(01) is placed after the last subroutine. No instruction written after END(01) will be executed. END(01) can be placed anywhere in the program to execute all instructions up to that point, as is sometimes done to debug a program, but it must be removed to execute the remainder of the program.

If there is no END(01) in the program, no instructions will be executed and the error message "NO END INST" will appear.

Flags

END(01) turns OFF the ER, CY, GR, EQ, LE, OF, and UF Flags.

#### 2-4-3 INTERLOCK and INTERLOCK CLEAR – IL(02) and ILC(03)



Description

IL(02) is always used in conjunction with ILC(03) to create interlocks. Interlocks are used to enable branching in the same way as can be achieved with TR bits, but treatment of instructions between IL(02) and ILC(03) differs from that with TR bits when the execution condition for IL(02) is OFF. If the execution condition of IL(02) is ON, the program will be executed as written, with an ON execution condition used to start each instruction line from the point where IL(02) is located through the next ILC(03).

If the execution condition for IL(02) is OFF, the interlocked section between IL(02) and ILC(03) will be treated as shown in the following table:

Instruction	Treatment
OUT and OUT NOT	Designated bit turned OFF.
TIM, TIMH(15), and TMHH(—)	Reset.
CNT, CNTR(12)	PV maintained.
KEEP(11)	Bit status maintained.
DIFU(13) and DIFD(14)	Not executed (see below).
All other instructions	The instructions are not executed, and all IR, AR, LR, and SR bits and words written to as operands in the instructions are turned OFF.

IL(02) and ILC(03) do not necessarily have to be used in pairs. IL(02) can be used several times in a row, with each IL(02) creating an interlocked section through the next ILC(03). ILC(03) cannot be used unless there is at least one IL(02) between it and any previous ILC(03).

DIFU(13) and DIFD(14) in Interlocks

Changes in the execution condition for a DIFU(13) or DIFD(14) are not recorded if the DIFU(13) or DIFD(14) is in an interlocked section and the execution condition for the IL(02) is OFF. When DIFU(13) or DIFD(14) is execution in an interlocked section immediately after the execution condition for the IL(02) has gone ON, the execution condition for the DIFU(13) or DIFD(14) will be compared to the execution condition that existed before the interlock became effective (i.e., before the interlock condition for IL(02) went OFF). The ladder diagram and bit status changes for this are shown below. The interlock is in effect while 00000 is OFF. Notice that 01000 is not turned ON at the point labeled A even though 00001 has turned OFF and then back ON.



#### Precautions

There must be an ILC(03) following any one or more IL(02).

Although as many IL(02) instructions as are necessary can be used with one ILC(03), ILC(03) instructions cannot be used consecutively without at least one IL(02) in between, i.e., nesting is not possible. Whenever a ILC(03) is executed, all interlocks between the active ILC(03) and the preceding ILC(03) are cleared.

When more than one IL(02) is used with a single ILC(03), an error message will appear when the program check is performed, but execution will proceed normally.

**Flags** There are no flags affected by these instructions.

#### Example

The following diagram shows IL(02) being used twice with one ILC(03).



When the execution condition for the first IL(02) is OFF, TIM 127 will be reset to 1.5 s, CNT 001 will not be changed, and 01000 will be turned OFF. When the execution condition for the first IL(02) is ON and the execution condition for the second IL(02) is OFF, TIM 127 will be executed according to the status of 00001, CNT 001 will not be changed, and 01000 will be turned OFF. When the execution conditions for both the IL(02) are ON, the program will execute as written.

# 2-4-4 JUMP and JUMP END – JMP(04) and JME(05)

	Ladder Symbols	Definer Values
	JMP(04) N	N: Jump number
		#
	JME(05) N	N: Jump number
		#
Limitations	Jump numbers 01 through 99 may be use JME(05), i.e., each can be used to define or used as many times as desired. Jump numbers run from 00 through 99.	-
Description	JMP(04) is always used in conjunction with from one point in a ladder diagram to anot from which the jump will be made; JME(05 When the execution condition for JMP(04) gram is executed consecutively as written JMP(04) is OFF, a jump is made to the JME the instruction following JME(05) is execu	ther point. JMP(04) defines the point b) defines the destination of the jump. is ON, no jump is made and the pro- n. When the execution condition for E(05) with the same jump number and
	If the jump number for JMP(04) is between immediately to JME(05) with the same juinstructions in between. The status of time used in OUT NOT, and all other status bits of JMP(04) and JMP(05) will not be changed. used to define only one jump. Because all JME(05) are skipped, jump numbers 01 thr time.	ump number without executing any ers, counters, bits used in OUT, bits controlled by the instructions between Each of these jump numbers can be of instructions between JMP(04) and
	Jump Number 00 If the jump number for JMP(04) is 00, the C the next JME(05) with a jump number of 00 program, causing a longer cycle time (wher for other jumps.	. To do so, it must search through the
	The status of timers, counters, bits used in other status controlled by the instructions b will not be changed. Jump number 00 can jump from JMP(04) 00 will always go to the thus possible to use JMP(04) 00 consecutiv JME(05) 00. It makes no sense, however, cause all jumps made to them will end at	between JMP(04) 00 and JMP(05) 00 be used as many times as desired. A next JME(05) 00 in the program. It is vely and match them all with the same to use JME(05) 00 consecutively, be-
DIFU(13) and DIFD(14) in Jumps	Although DIFU(13) and DIFD(14) are designed one cycle, they will not necessarily do so JMP (05). Once either DIFU(13) or DIFD(1 ON until the next time DIFU(13) or DIFD(1 gramming, this means the next cycle. In a jump from JMP(04) to JME(05) is not made or DIFD(14) and then a jump is made in DIFD(14) are skipped, the designated bit w execution condition for the JMP(04) control	when written between JMP(04) and 14) has turned ON a bit, it will remain 14) is executed again. In normal pro- a jump, this means the next time the 1, i.e., if a bit is turned ON by DIFU(13) the next cycle so that DIFU(13) or will remain ON until the next time the
Precautions	When JMP(04) and JME(05) are not used i when the program check is performed. Th	

00 and JME(05) 00 are not used in pairs, but the program will execute properly as written.

Flags

There are no flags affected by these instructions.

#### 2-5 Timer and Counter Instructions

TIM, TIMH(15), and TMHH(—) are decrementing ON-delay timer instructions which require a TIM/CNT number and a set value (SV). STIM(69) is used to control the interval timers, which are used to activate interrupt routines.

CNT is a decrementing counter instruction and CNTR(12) is a reversible counter instruction. Both require a TIM/CNT number and a SV. Both are also connected to multiple instruction lines which serve as an input signal(s) and a reset. CTBL(63), INI(61), and PRV(62) are used to manage the high-speed counter. INI(61) is also used to stop pulse output.

Any one TIM/CNT number cannot be defined twice, i.e., once it has been used as the definer in any of the timer or counter instructions, it cannot be used again. Once defined, TIM/CNT numbers can be used as many times as required as operands in instructions other than timer and counter instructions.

TIM/CNT numbers run from 000 through 255. No prefix is required when using a TIM/CNT number as a definer in a timer or counter instruction. Once defined as a timer, a TIM/CNT number can be prefixed with TIM for use as an operand in certain instructions. The TIM prefix is used regardless of the timer instruction that was used to define the timer. Once defined as a counter, a TIM/CNT number can be prefixed with CNT for use as an operand in certain instructions. The CNT is also used regardless of the counter instruction that was used to define the counter instruction that was used to define the counter instruction that was used regardless of the counter instruction that was used to define the counter instruction that was used to define the counter instruction that was used to define the counter er.

TIM/CNT numbers can be designated as operands that require either bit or word data. When designated as an operand that requires bit data, the TIM/CNT number accesses a bit that functions as a 'Completion Flag' that indicates when the time/count has expired, i.e., the bit, which is normally OFF, will turn ON when the designated SV has expired. When designated as an operand that requires word data, the TIM/CNT number accesses a memory location that holds the present value (PV) of the timer or counter. The PV of a timer or counter can thus be used as an operand in CMP(20), or any other instruction for which the TIM/CNT area is allowed. This is done by designating the TIM/CNT number used to define that timer or counter to access the memory location that holds the PV.

Note that "TIM 000" is used to designate the TIMER instruction defined with TIM/ CNT number 000, to designate the Completion Flag for this timer, and to designate the PV of this timer. The meaning of the term in context should be clear, i.e., the first is always an instruction, the second is always a bit operand, and the third is always a word operand. The same is true of all other TIM/CNT numbers prefixed with TIM or CNT.

An SV can be input as a constant or as a word address in a data area. If an IR Area word assigned to an input is designated as the word address, the input can be wired so that the SV can be set externally through thumbwheel switches or similar devices. Timers and counters wired in this way can only be set externally during RUN or MONITOR mode. All SVs, including those set externally, must be in BCD.

## 2-5-1 TIMER – TIM

			Definer Values	
	l adde	er Symbol	N: TIM/CNT number	
	Luuuu		#	
		TIM N SV	Operand Data Areas	
			SV: Set value (word, BCD)	
			IR, SR, AR, DM, EM, LR, #	
Limitations	SV is be	etween 000.0 and 999.9. The decir	nal point is not entered.	
		IM/CNT number can be used as IER instruction.	the definer in only one TIMER or	
Description	when th	A timer is activated when its execution condition goes ON and is reset (to SV) when the execution condition goes OFF. Once activated, TIM measures in units of 0.1 second from the SV.		
	the Con	If the execution condition remains ON long enough for TIM to time down to zero, the Completion Flag for the TIM/CNT number used will turn ON and will remain ON until TIM is reset (i.e., until its execution condition is goes OFF). The following figure illustrates the relationship between the execution condition for TIM and the Completion Flag assigned to it.		
	Executio Completi	on condition OFF		
Precautions	for IL(02 under th	Timers in interlocked program sections are reset when the execution condition for IL(02) is OFF. Power interruptions also reset timers. If a timer that is not reset under these conditions is desired, SR area clock pulse bits can be counted to produce timers using CNT. Refer to 2-5-2 COUNTER – CNT for details.		
No		<ul> <li>The timer set value must be BCD between #0000 and #9999. Operation will be as follows if #0000 or #0001 is set.</li> <li>If #0000 is set, the Completion Flag will turn ON as soon as the timer's execution condition turns ON.</li> </ul>		
		<ul> <li>If #0001 is set, the Completion Flag may turn ON as soon as the timer's execution condition turns ON because timer accuracy is 0 to -0.1 s.</li> </ul>		
	Conside	Consider the timer accuracy ( 0 to $-0.1$ s) when determining the proper set value.		
Flags	ER:	ER: SV is not in BCD.		
		Indirectly addressed EM/DM word (Content of *EM/*DM word is not has been exceeded.)	is non-existent. BCD, or the EM/DM area boundary	

#### 2-5-2 COUNTER - CNT


Because in this example the SV for CNT 001 is 700, the Completion Flag for CNT 002 turns ON when 1 second x 700 times, or 11 minutes and 40 seconds have expired. This would result in IR 01602 being turned ON.



## 2-5-3 REVERSIBLE COUNTER – CNTR(12)

### **Definer Values**



Each TIM/CNT number can be used as the definer in only one TIMER or COUNTER instruction.

Description

Limitations

The CNTR(12) is a reversible, up/down circular counter, i.e., it is used to count between zero and SV according to changes in two execution conditions, those in the increment input (II) and those in the decrement input (DI).

The present value (PV) will be incremented by one whenever CNTR(12) is executed with an ON execution condition for II and the last execution condition for II was OFF. The present value (PV) will be decremented by one whenever CNTR(12) is executed with an ON execution condition for DI and the last execution condition for DI was OFF. If OFF to ON changes have occurred in both II and DI since the last execution, the PV will not be changed.

If the execution conditions have not changed or have changed from ON to OFF for both II and DI, the PV of CNT will not be changed.

When decremented from 0000, the present value is set to SV and the Completion Flag is turned ON until the PV is decremented again. When incremented past the SV, the PV is set to 0000 and the Completion Flag is turned ON until the PV is incremented again.

CNTR(12) is reset with a reset input, R. When R goes from OFF to ON, the PV is reset to zero. The PV will not be incremented or decremented while R is ON. Counting will begin again when R goes OFF. The PV for CNTR(12) will not be reset in interlocked program sections or by the effects of power interruptions.

Changes in II and DI execution conditions, the Completion Flag, and the PV are illustrated below starting from part way through CNTR(12) operation (i.e., when reset, counting begins from zero). PV line height is meant to indicate changes in the PV only.



Precautions Program execution will continue even if a non-BCD SV is used, but the SV will not be correct.

Flags

**ER:** SV is not in BCD.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

**Definer Values** 

## 2-5-4 HIGH-SPEED TIMER – TIMH(15)

	Ladder Symbol	N: TIM/CNT number #
	TIMH(15) N SV	Operand Data Areas
		SV: Set value (word, BCD)
		IR, SR, AR, DM, EM, LR, #
Limitations	SV is between 00.00 and 99.99. (Although will disable the timer, i.e., turn ON the Comp not reliably scanned.) The decimal point is Each TIM/CNT number can be used as COUNTER instruction.	pletion Flag immediately, and 00.01 is s not entered.
Description	TIMH(15) operates in the same way as TIM of 0.01 second. Refer to <i>2-5-1 TIMER – T</i>	•
Precautions	Timers in interlocked program sections are for IL(02) is OFF. Power interruptions also r under these conditions is desired, SR are produce timers using CNT. Refer to 2-5-2 Timers in jumped program sections will not ing when the execution condition for JMF number.	eset timers. If a timer that is not reset a clock pulse bits can be counted to COUNTER - CNT for details. the reset and the timers will stop tim-
Νο	te When TIMH(15) is between JMP(04) and for JMP(04) is OFF, timing will be stopped a less of the jump number that is used.	

### Flags

ER: SV is not in BCD.

Section 2-5

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

Example

The following example shows a timer set with a constant. 01600 will be turned ON after 00000 goes ON and stays ON for at least 1.5 seconds. When 00000 goes OFF, the timer will be reset and 01600 will be turned OFF.



## 2-5-5 ONE-MS TIMER - TMHH(---)

			Definer Values
	Ladder Symbo	I	N: TIM/CNT number
	— Т	MHH(—)	TIM/CNT
		N SV	Operand Data Areas
		_	SV: Set value (word, BCD)
		000	IR, SR, AR, DM, EM, LR, #
Limitations		• • •	(Although 0000 and 0001 may be set, 0000 and completion Flag immediately (although a

will disable the timer, i.e., turn ON the Completion Flag immediately (although a delay may occur for TIM 000 to TIM 003), and 0001 is not reliably scanned.)

Each TIM/CNT number can be used as the definer in only one TIMER or COUNTER instruction.

**Note** When using this instruction from the CX-Programmer, set bits 08 to 11 of DM 6600 in the Unit Setup Area to 1 to enable user-specified expansion instruction settings before uploading and downloading the program. On the CX-Programmer, TMHH(—) will be displayed as PMCR.

## **Description** TMHH(—) operates in the same way as TIM except that TMHH(—) measures in units of 1 ms. Refer to *2-5-1 TIMER – TIM* for operational details.

Precautions

Timers in interlocked program sections are reset when the execution condition for IL(02) is OFF. Power interruptions also reset timers. If a timer that is not reset under these conditions is desired, SR area clock pulse bits can be counted to produce timers using CNT. Refer to 2-5-2 COUNTER – CNT for details.

Timers in jumped program sections will not be reset when the execution condition for JMP(04) is OFF, but the timer will stop timing if TIM/CNT 004 to TIM/ CNT 255 is used. The timers will continue timing if TIM/CNT 000 to TIM/ CNT 003 is used.

TMHH(—) timers with timer numbers TIM/CNT 000 to TIM/CNT 003 will be accurate even if the cycle time is greater than 1 ms. TIM/CNT 004 through TIM/CNT 255 may not be accurate if the cycle time is greater than 1 ms.

Flags

**ER:** SV is not in BCD.

N is not between 000 and 255.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

## 2-6 Data Shift Instructions

## 2-6-1 SHIFT REGISTER – SFT(10)

Ladder Symbol

### I SFT(10) P St R E E E End word IR, SR, AR, LR IR, SR, AR, LR

Limitations E must be greater than or equal to St, and St and E must be in the same data area.

If a bit address in one of the words used in a shift register is also used in an instruction that controls individual bit status (e.g., OUT, KEEP(11)), an error ("COIL/OUT DUPL") will be generated when program syntax is checked on the Programming Console or another Programming Device. The program, however, will be executed as written. See *Example 2: Controlling Bits in Shift Registers* for a programming example that does this.

DescriptionSFT(10) is controlled by three execution conditions, I, P, and R. If SFT(10) is<br/>executed and 1) execution condition P is ON and was OFF in the last execution,<br/>and 2) R is OFF, then execution condition I is shifted into the rightmost bit of a<br/>shift register defined between St and E, i.e., if I is ON, a 1 is shifted into the regis-<br/>ter; if I is OFF, a 0 is shifted in. When I is shifted into the register, all bits previously<br/>in the register are shifted to the left and the leftmost bit of the register is lost.



The execution condition on P functions like a differentiated instruction, i.e., I will be shifted into the register only when P is ON and was OFF the last time SFT(10) was executed. If execution condition P has not changed or has gone from ON to OFF, the shift register will remain unaffected.

St designates the rightmost word of the shift register; E designates the leftmost. The shift register includes both of these words and all words between them. The same word may be designated for St and E to create a 16-bit (i.e., 1-word) shift register.

When execution condition R goes ON, all bits in the shift register will be turned OFF (i.e., set to 0) and the shift register will not operate until R goes OFF again.

There are no flags affected by SFT(10).

24

**Operand Data Areas** 

### Data Shift Instructions

### Section 2-6

### Example

The following example uses the 1-second clock pulse bit (25502) so that the execution condition produced by 00000 is shifted into IR 010 every second. Output 01000 is turned ON whenever a "1" is shifted into 01007.



Address	Instruction	Operands
00000	LD	00000
00001	LD	25502
00002	LD	00001
00003	SFT(10)	020
		020
00004	LD	01007
00005	OUT	01000

## 2-6-2 WORD SHIFT – WSFT(16)



Limitations

St and E must be in the same data area, and E must be greater than or equal to St.

DM 6144 to DM 6655 cannot be used for St or E.

DescriptionWhen the execution condition is OFF, WSFT(16) is not executed. When the<br/>execution condition is ON, WSFT(16) shifts data between St and E in word units.<br/>Zeros are written into St and the content of E is lost.



Flags

**ER:** The St and E words are in different areas, or St is greater than E.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

## 2-6-3 ARITHMETIC SHIFT LEFT – ASL(25)

	La	dder Symbols	<b>Operand Data Areas</b>
	ASL(25)	@ASL(25)	Wd: Shift word
	Wd	Wd	IR, SR, AR, DM, EM, LR
Limitations	DM 614	14 to DM 6655 cannot be used for	Wd.
Description	tion cor		(25) is not executed. When the execu- bit 00 of Wd, shifts the bits of Wd one 5 into CY.
		CY Bit 15 1001111000	
Precautions	used.		the undifferentiated form of ASL(25) is ASL(25)) or combine ASL(25) with ne.
Flags	N:	ON when the leftmost bit is 1 as	a result of the shift.
	ER:	Indirectly addressed EM/DM wor (Content of *EM/*DM word is no has been exceeded.)	d is non-existent. t BCD, or the EM/DM area boundary
	CY:	Receives the status of bit 15.	
	EQ:	ON when the content of Wd is ze	ero; otherwise OFF.

## 2-6-4 ARITHMETIC SHIFT RIGHT – ASR(26)

	Ladder Symbols	Operand Data Areas	
	ASR(26) @A	ASR(26) Wd: Shift word	
	Wd	Wd IR, SR, AR, DM, EM, LR	
Limitations	DM 6144 to DM 6655 c	cannot be used for Wd.	
Description	When the execution condition is OFF, ASR(25) is not executed. When the execution condition is ON, ASR(25) shifts a 0 into bit 15 of Wd, shifts the bits of Wd one bit to the right, and shifts the status of bit 00 into CY.		
	$0^{\mathbf{Bit}}$	Bit 00 CY	
Precautions		it 15 every cycle if the undifferentiated form of ASR(26) is entiated form (@ASR(26)) or combine ASR(26) with to shift just one time.	
Flags	N: ON when the le	eftmost bit is 1 as a result of the shift.	

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- **CY:** Receives the data of bit 00.
- EQ: ON when the content of Wd is zero; otherwise OFF.

## 2-6-5 ROTATE LEFT – ROL(27)

	Lad	der Symbols	<b>Operand Data Areas</b>
	ROL(27)	@ROL(27)	Wd: Rotate word
	Wd	Wd	IR, SR, AR, DM, EM, LR
Limitations	DM 6144	to DM 6655 cannot be ι	ised for Wd.
Description	execution		OFF, ROL(27) is not executed. When the 7) shifts all Wd bits one bit to the left, shifting bit 15 of Wd into CY.
		CY 15 0 1 0 1 1 0	Bit 00 0 1 1 1 0 0 0 1 1 0 1
Precautions	doing a r		Y or CLC(41) to clear the status of CY before e that CY contains the proper status before
	used. Us		cycle if the undifferentiated form of ROL(27) is m (@ROL(27)) or combine ROL(27) with one time.
Flags	N: (	ON when the leftmost bit	is 1 as a result of the shift.
	(	ndirectly addressed EM/l Content of *EM/*DM wo nas been exceeded.)	DM word is non-existent. rd is not BCD, or the EM/DM area boundary
	CY: F	Receives the data of bit 1	5.
	EQ: (	ON when the content of V	Vd is zero; otherwise OFF.

## 2-6-6 ROTATE RIGHT – ROR(28)



DM 6144 to DM 6655 cannot be used for Wd.

Description	execut	the execution condition is OFF, ROR(28) is not executed. When the ion condition is ON, ROR(28) shifts all Wd bits one bit to the right, shifting bit 15 of Wd and shifting bit 00 of Wd into CY.
		Bit CY       15       Bit 00         0       0       1       0       1       1       0       0       1
Precautions	doing a	TC(41) to set the status of CY or CLC(41) to clear the status of CY before a rotate operation to ensure that CY contains the proper status before ion ROR(28).
	used.	be shifted into bit 15 every cycle if the undifferentiated form of ROR(28) is Use the differentiated form (@ROR(28)) or combine ROR(28) with 3) or DIFD(14) to shift just one time.
Flags	N:	ON when the leftmost bit is 1 as a result of the shift.
	ER:	Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
	CY:	Receives the data of bit 00.
	EQ:	ON when the content of Wd is zero; otherwise OFF.

## 2-6-7 ONE DIGIT SHIFT LEFT – SLD(74)

Ladder Symbols			Operand Data Areas	
	1			St: Starting word
 SLD(74)		@SLD(74)		IR, SR, AR, DM, EM, LR
St		St		E: End word
-		-		
E		E		IR, SR, AR, DM, EM, LR

St and E must be in the same data area, and E must be greater than or equal to St.

DM 6144 to DM 6655 cannot be used for St or E.

When the execution condition is OFF, SLD(74) is not executed. When the execution condition is ON, SLD(74) shifts data between St and E (inclusive) by one digit (four bits) to the left. 0 is written into the rightmost digit of the St, and the content of the leftmost digit of E is lost.



 Precautions
 If a power failure occurs during a shift operation across more than 50 words, the shift operation might not be completed.

A 0 will be shifted into the least significant digit of St every cycle if the undifferentiated form of SLD(74) is used. Use the differentiated form (@SLD(74)) or combine SLD(74) with DIFU(13) or DIFD(14) to shift just one time.

### Flags

Limitations

Description

**ER:** The St and E words are in different areas, or St is greater than E.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

## 2-6-8 ONE DIGIT SHIFT RIGHT – SRD(75)



Limitations St and E must be in the same data area, and E must be less than or equal to St. DM 6144 to DM 6655 cannot be used for St or E.

**Description** When the execution condition is OFF, SRD(75) is not executed. When the execution condition is ON, SRD(75) shifts data between St and E (inclusive) by one digit (four bits) to the right. 0 is written into the leftmost digit of St and the rightmost digit of E is lost.



PrecautionsIf a power failure occurs during a shift operation across more than 50 words, the<br/>shift operation might not be completed.<br/>A 0 will be shifted into the most significant digit of St every cycle if the undifferen-<br/>tiated form of SRD(75) is used. Use the differentiated form (@SRD(75)) or com-<br/>bine SRD(75) with DIFU(13) or DIFD(14) to shift just one time.FlagsER:The St and E words are in different areas, or St is less than E.<br/>Indirectly addressed EM/DM word is non-existent.<br/>(Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary

has been exceeded.)

## 2-6-9 REVERSIBLE SHIFT REGISTER – SFTR(84)

Ladder Symbols

 SFTR(84)	 @SFTR(84)
С	С
St	St
E	E

### **Operand Data Areas**

C: Control word
IR, SR, AR, DM, EM, LR
St: Starting word
IR, SR, AR, DM, EM, LR
E: End word
IR, SR, AR, DM, EM, LR

Limitations

St and E must be in the same data area and St must be less than or equal to E.

Description

DM 6144 to DM 6655 cannot be used for C, St, or E.

SFTR(84) is used to create a single- or multiple-word shift register that can shift data to either the right or the left. To create a single-word register, designate the same word for St and E. The control word provides the shift direction, the status to be put into the register, the shift pulse, and the reset input. The control word is allocated as follows:



The data in the shift register will be shifted one bit in the direction indicated by bit 12, shifting one bit out to CY and the status of bit 13 into the other end whenever SFTR(84) is executed with an ON execution condition as long as the reset bit is OFF and as long as bit 14 is ON. If SFTR(84) is executed with an OFF execution condition or if SFTR(84) is executed with bit 14 OFF, the shift register will remain unchanged. If SFTR(84) is executed with an ON execution condition and the reset bit (bit 15) is OFF, the entire shift register and CY will be set to zero.

## ER: St and E are not in the same data area or ST is greater than E. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

**CY:** Receives the status of bit 00 of St or bit 15 of E, depending on the shift direction.

## In the following example, IR 00000, IR 00001, IR 00002, and IR 00003 are used to control the bits of C used in @SFTR(84). The shift register is in DM 0010, and it is controlled through IR 00004.



Example

Flags

## 2-6-10 ASYNCHRONOUS SHIFT REGISTER – ASFT(17)

Ladder Symbols			C: Control word	
				IR, SR, AR, DM, EM, LR, #
	ASFT(17)		@ASFT(17)	St: Starting word
	С		С	IR, SR, AR, DM, EM, LR
	St		St	E: End word
	E		E	IR, SR, AR, DM, EM, LR

## Limitations St and E must be in the same data area, and E must be greater than or equal to St.

DM 6144 to DM 6655 cannot be used for St or E.

Description When the execution condition is OFF, ASFT(17) does nothing and the program moves to the next instruction. When the execution condition is ON, ASFT(17) is used to create and control a reversible asynchronous word shift register between St and E. This register only shifts words when the next word in the register is zero, e.g., if no words in the register contain zero, nothing is shifted. Also, only one word is shifted for each word in the register that contains zero. When the contents of a word are shifted to the next word, the original word's contents are set to zero. In essence, when the register is shifted, each zero word in the register trades places with the next word. (See Example below.)

The shift direction (i.e. whether the "next word" is the next higher or the next lower word) is designated in C. C is also used to reset the register. All of any portion of the register can be reset by designating the desired portion with St and E.

**Control Word** Bits 00 through 12 of C are not used. Bit 13 is the shift direction: turn bit 13 ON to shift down (toward lower addressed words) and OFF to shift up (toward higher addressed words). Bit 14 is the Shift Enable Bit: turn bit 14 ON to enable shift register operation according to bit 13 and OFF to disable the register. Bit 15 is the Reset bit: the register will be reset (set to zero) between St and E when ASFT(17) is executed with bit 15 ON. Turn bit 15 OFF for normal operation.

> **Note** If the non-differentiated form of ASFT(17) is used, data will be shifted every cycle while the execution condition is ON. Use the differentiated form to prevent this.

Flags ER: The St and E words are in different areas, or St is greater than E. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

### Example

The following example shows instruction ASFT(17) used to shift words in an 11-word shift register created between DM 0100 and DM 0110 with C=#6000. Non-zero data is shifted towards St (DM 0110).



**Note** The zeroes are shifted "upward" if C=4000, and the entire shift register is set to zero if C=8000.

## 2-7 Data Movement Instructions

## 2-7-1 MOVE – MOV(21)

Ladder Symbols

### **Operand Data Areas**



Limitations

Description

DM 6144 to DM 6655 cannot be used for D.

When the execution condition is OFF, MOV(21) is not executed. When the execution condition is ON, MOV(21) copies the content of S to D.



Precautions

TIM/CNT numbers cannot be designated as D to change the PV of the timer or counter. You can, however, easily change the PV of a timer or a counter by using BSET(71).

Flags

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- EQ: ON when all zeros are transferred to D.

Example

The following example shows @MOV(21) being used to copy the content of IR 001 to LR 05 when IR 00000 goes from OFF to ON.



## 2-7-2 MOVE NOT – MVN(22)

Ladder SymbolsOperand Data AreasMVN(22)@MVN(22)SSDDIR, SR, AR, DM, EM, TIM/CNT, LR, #DIR, SR, AR, DM, EM, LR

Limitations

DM 6144 to DM 6655 cannot be used for D.

Description

When the execution condition is OFF, MVN(22) is not executed. When the execution condition is ON, MVN(22) transfers the inverted content of S (specified word or four-digit hexadecimal constant) to D, i.e., for each ON bit in S, the corresponding bit in D is turned OFF, and for each OFF bit in S, the corresponding bit in D is turned ON.



Precautions	TIM/CNT numbers cannot be designated as D to change the PV of the timer or counter. However, these can be easily changed using BSET(71).	
Flags	N:	ON when the leftmost bit of the data being transferred is 1.
	ER:	Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
	EQ:	ON when all zeros are transferred to D.

### Example

The following example shows @MVN(22) being used to copy the complement of #F8C5 to DM 0010 when IR 00001 goes from OFF to ON.



Address	Instruction	Opera	ands
00000	LD		00001
00001	@MOV(21)		
		#	F8C5
		DM	0010



## 

### **Operand Data Areas**

200	
 MOVL()	 @MOVL()
S	S
D	D
000	000

Ladder Symbols

### Limitations

S and S+1 must be in the same data area, as must D and D+1. DM 6144 to DM 6655 cannot be used for D.

**Note** When using this instruction from the CX-Programmer, set bits 08 to 11 of DM 6600 in the Unit Setup Area to 1 to enable user-specified expansion instruction settings before uploading and downloading the program. On the CX-Programmer, 7SEG. (@ cannot be attached to 7SEG, so use DIFU(13)/DIFD(14) for differential treatment).

Description

When the execution condition is OFF, MOVL(—) is not executed. When the execution condition is ON, MOVL(—) copies the content of S and S+1 to D and D+1.



 Precautions
 TIM/CNT numbers cannot be designated as D to change the PV of the timer or counter. You can, however, easily change the PV of a timer or a counter by using BSET(71).

Flags

- **N:** ON when the leftmost bit of the data being transferred is 1.
- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- EQ: ON when all zeros are transferred to D.

## 2-7-4 BLOCK TRANSFER – XFER(70)

Ladder Symbols		Symbols	N: Number of words (BCD)	N: Flash memory designation	
 XFER(70)		@XFER(70)	IR, SR, AR, DM, EM, TIM/CNT, LR, #	IR, SR, AR, DM, EM, TIM/CNT, LR, #	
. ,		WAFER(70)	S: Starting source word	S: Flash memory word source	
N		N	IR, SR, AR, DM, EM, TIM/CNT, LR	IR, SR, AR, DM, EM, TIM/CNT, LR	
S		S	D: Starting destination word	D: Starting destination word	
D		D	IR, SR, AR, DM, EM, TIM/CNT, LR	IR, SR, AR, DM, EM, TIM/CNT, LR	

### Operand Data Areas (N ≠ 9999)

### Operand Data Areas (N = 9999)

### Limitations

When N is not 9999, S and S+N must be in the same data area, as must D and D+N.

DM 6144 to DM 6655 cannot be used for D.

Description

The operation of XFER(70) depends on the value of N. If N is not 9999, then XFER(70) transfers data between two areas of memory. If N is 9999, then XFER(70) transfers the specified data from flash memory (i.e., all or part of the data previously backed up from DM 0000 to DM 6143) to specified words in the DM Area or another data area.

### N Not Equal to 9999

When the execution condition is OFF, XFER(70) is not executed. When the execution condition is ON, XFER(70) copies the contents of S, S+1, ..., S+N to D, D+1, ..., D+N.







### N Equal to 9999

When the execution condition is OFF, XFER(70) is not executed. When the execution condition is ON, XFER(70) copies the contents flash memory to words starting at D. The portion of flash memory that is copied is specified by S and S+1.

S specifies the number of words in BCD between 0000 and 6144.

S+1 specifies the first word in flash memory in BCD between 0000 and 6143. (Here, 0000 to 6144 are the offsets from the beginning of flash memory, but they would have corresponded to DM 0000 to DM 6143 when the DM Area was backed up to flash memory.)

### Flags

ER: N is not BCD.

S and S+N or D and D+N are not in the same data area.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

### SR 24904:

A checksum error has occurred in flash memory data. If this bit turns ON, the data in flash memory will not be copied to the destination words.

### Examples

### Normal Data Transfer (N Not Equal to 9999)

When IR 00000 turns ON in the following example, the contents of IR 002 to IR 004 will be copied to DM 0010 to DM 0012.

00000		
	@XFER(70) #0003	
	002	
	DM 0010	

W:#0003 S data D data					
Contents of three	IR 002	1234	┝╸	DM 0010	1234
words copied.	IR 003	0000	┝┻	DM 0011	0000
	IR 004	FFFF	┝╼┥	DM 0012	FFFF

### Flash Memory Data Transfer (N Equal to 9999)

When IR 00000 turns ON in the following example, the contents of 100 words of flash memory starting at an offset of 5 (i.e., the backed up contents of DM 0005 to DM 0104) will be copied to DM 0005 to DM 0104.



Note The following steps are used to back up DM Area data to flash memory.

- *1, 2, 3...* 1. Change the Customizable Counter Unit to PROGRAM mode.
  - 2. Make sure that DM 0000 to DM 6143 contain the data to be backed up.
  - 3. Turn ON SR 25200 (the DM Area Backup Bit).

The contents of DM 0000 to DM 6143 will be copied to flash memory and SR 25200 will turn OFF when the transfer operation has been completed.

## 2-7-5 BLOCK SET – BSET(71)

Lad	der Symt	ools	S: Source data
 BSET(71)		@BSET(71)	IR, SR, AR, DM, EM, TIM/CNT, LR, #
. ,		. ,	St: Starting word
S		S	IR, SR AR, DM, EM, TIM/CNT, LR
St		St	E: End Word
E		E	IR, SR, AR, DM, EM, TIM/CNT, LR

## LimitationsSt must be less than or equal to E, and St and E must be in the same data area.DM 6144 to DM 6655 cannot be used for St or E.

**Description** When the execution condition is OFF, BSET(71) is not executed. When the execution condition is ON, BSET(71) copies the content of S to all words from St through E.



BSET(71) can be used to change timer/counter PV. (This cannot be done with MOV(21) or MVN(22).) BSET(71) can also be used to clear sections of a data area, i.e., the DM area, to prepare for executing other instructions. It can also be used to clear words by transferring all zeros.

**ER:** St and E are not in the same data area or St is greater than E.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

### Example

Flags

The following example shows how to use BSET(71) to copy a constant (#0000) to a block of the DM area (DM 0000 to DM 0500) when IR 00000 is ON.

00000	
<b>♦</b>	@BSET(71)
	#0000
	DM 0000
	DM 0500

Address	Instruction	Oper	ands
00000	LD		00000
00001	@BSET(71)		
		#	0000
		DM	0000
		DM	0500

### **Operand Data Areas**

## 2-7-6 DATA EXCHANGE – XCHG(73)

XCHG(73)

E1

E2

Ladder Symbols





E2

### Limitations

Description

DM 6144 to DM 6655 cannot be used for E1 or E2.

E1

When the execution condition is OFF, XCHG(73) is not executed. When the execution condition is ON, XCHG(73) exchanges the content of E1 and E2.



Flags

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

### 2-7-7 SINGLE WORD DISTRIBUTE – DIST(80)

### S: Source data Ladder Symbols IR, SR, AR, DM, EM, TIM/CNT, LR, # **DIST(80)** @DIST(80) DBs: Destination base word S S IR, SR, AR, DM, EM, TIM/CNT, LR DBs DBs C: Control word (BCD) С С IR, SR, AR, DM, EM, TIM/CNT, LR, # Limitations C must be BCD. DM 6144 to DM 6655 cannot be used for DBs or C. Description DIST(80) can be used for single-word distribution or for a stack operation depending on the content of the control word, C. **Single-word Distribution** When bits 12 to 15 of C=0 to 8, DIST(80) can be used for a single word distribute operation. The entire contents of C specifies an offset, Of. When the execution condition is OFF, DIST(80) is not executed. When the execution condition is ON, DIST(80) copies the content of S to DBs+Of, i.e., Of is added to DBs to determine the destination word. Note DBs and DBs+Of must be in the same data area and cannot be between DM 6144 and DM 6655. Example The following example shows how to use DIST(80) to copy #00FF to DM 0000 +

## **Operand Data Areas**

Of. The content of LR 10 is #3005, so #00FF is copied to DM 0005 (DM 0000 + 5) when IR 00000 is ON.



**Stack Operation** When bits 12 to 15 of C=9, DIST(80) can be used for a stack operation. The other 3 digits of C specify the number of words in the stack (000 to 999). The content of DBs is the stack pointer.

> When the execution condition is OFF, DIST(80) is not executed. When the execution condition is ON, DIST(80) copies the content of S to DBs+1+the content of DBs. In other words, 1 and the content of DBs are added to DBs to determine the destination word. The content of DBs is then incremented by 1.

- Note 1. DIST(80) will be executed every cycle unless the differentiated form (@DIST(80)) is used or DIST(80) is used with DIFU(13) or DIFD(14).
  - 2. Be sure to initialize the stack pointer before using DIST(80) as a stack operation.

### Example

ER:

The following example shows how to use DIST(80) to create a stack between DM 0001 and DM 0005. DM 0000 acts as the stack pointer.



### Flags

ON when the leftmost bit of the data being transferred is 1.

The offset or stack length in the control word is not BCD. Indirectly addressed EM/DM word is non-existent.

(Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

During stack operation, the value of the stack pointer+1 exceeds the length of the stack.

EQ: ON when the content of S is zero; otherwise OFF.

## 2-7-8 DATA COLLECT – COLL(81)

### **Operand Data Areas**



The following example shows how to use COLL(81) to copy the content of DM 0000+Of to IR 001. The content of 010 is #0005, so the content of DM 0005 (DM 0000 + 5) is copied to IR 001 when IR 00001 is ON.

00001		Addre	ss Instruction	Opera	inds
•	@COLL(81)	0000	D LD	-	00001
	DM 0000	0000	-		
	010			DM	0000
	001			2	010
					001
	0 0 0 5	0 0 0 0 DM 0005 0 0 F F	00FF		
FIFO Stack Operation	When bits 12 to 15 of C=9, COLL(81) can be used for an FIFO stack operati		•		

When bits 12 to 15 of C=9, COLL(81) can be used for an FIFO stack operation. The other 3 digits of C specify the number of words in the stack (000 to 999). The content of SBs is the stack pointer.

When the execution condition is ON, COLL(81) shifts the contents of each word within the stack down by one address, finally shifting the data from SBs+1 (the

first value written to the stack) to the destination word (D). The content of the stack pointer (SBs) is then decremented by one.

Note COLL(81) will be executed every cycle unless the differentiated form (@COLL(81)) is used or COLL(81) is used with DIFU(13) or DIFD(14).

### Example

The following example shows how to use COLL(81) to create a stack between DM 0001 and DM 0005. DM 0000 acts as the stack pointer.

When IR 00000 goes from OFF to ON, COLL(81) shifts the contents of DM 0002 to DM 0005 down by one address, and shifts the data from DM 0001 to IR 001. The content of the stack pointer (DM 0000) is then decremented by one.



The other 3 digits of C specify the number of words in the stack (000 to 999). The content of SBs is the stack pointer.

> When the execution condition is ON, COLL(81) copies the data from the word indicated by the stack pointer (SBs+the content of SBs) to the destination word (D). The content of the stack pointer (SBs) is then decremented by one.

The stack pointer is the only word changed in the stack.

Note COLL(81) will be executed every cycle unless the differentiated form (@DIST(80)) is used or DIST(80) is used with DIFU(13) or DIFD(14).

### Example

The following example shows how to use COLL(81) to create a stack between DM 0001 and DM 0005. DM 0000 acts as the stack pointer.

### **Data Movement Instructions**

### Section 2-7

When IR 00000 goes from OFF to ON, COLL(81) copies the content of DM 0005 (DM 0000 + 5) to IR 001. The content of the stack pointer (DM 0000) is then decremented by one.



## ER: The offset or stack length in the control word is not BCD. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

During stack operation, the value of the stack pointer exceeds the length of the stack; an attempt was made to write to a word beyond the end of the stack.

EQ: ON when the content of S is zero; otherwise OFF.

## 2-7-9 MOVE BIT – MOVB(82)



### **Operand Data Areas**

Limitations

The rightmost two digits and the leftmost two digits of Bi must each be between 00 and 15.

DM 6144 to DM 6655 cannot be used for Bi or D.

Description

When the execution condition is OFF, MOVB(82) is not executed. When the execution condition is ON, MOVB(82) copies the specified bit of S to the speci-

fied bit in D. The bits in S and D are specified by Bi. The rightmost two digits of Bi designate the source bit; the leftmost two bits designate the destination bit.





Flags

ER: Bi is not BCD, or it is specifying a non-existent bit (i.e., bit specification must be between 00 and 15).

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

## 2-7-10 MOVE DIGIT – MOVD(83)

L

MOVD(83 S Di D

Operand	Data	Areas
---------	------	-------

Ladder Symbols		ools	S: Source word
~			IR, SR, AR, DM, EM, TIM/CNT, LR, #
3)		@MOVD(83)	Di: Digit designator (BCD)
		S	IR, SR, AR, DM, EM, TIM/CNT, LR, #
		Di	D: Destination word
		D	IR, SR, AR, DM, EM, TIM/CNT, LR

Limitations

DM 6144 to DM 6655 cannot be used for Di or D.

Description

When the execution condition is OFF, MOVD(83) is not executed. When the execution condition is ON, MOVD(83) copies the content of the specified digit(s) in S to the specified digit(s) in D. Up to four digits can be transferred at one time. The first digit to be copied, the number of digits to be copied, and the first digit to receive the copy are designated in Di as shown below. Digits from S will be copied to consecutive digits in D starting from the designated first digit and continued for the designated number of digits. If the last digit is reached in either S or D, further digits are used starting back at digit 0.



The rightmost three digits of Di must each be between 0 and 3.

### **Digit Designator**

The following show examples of the data movements for various values of Di.



Flags

ER: At least one of the rightmost three digits of Di is not between 0 and 3. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

## 2-8 Comparison Instructions

## 2-8-1 COMPARE – CMP(20)

Ladder Symbols

### **Operand Data Areas**

	- CMP(20) -		Cp1: First compare word
			IR, SR, AR, DM, EM, TIM/CNT, LR, #
	Cp1	ſ	Cp2: Second compare word
	Cp2		
	Opz		IR, SR, AR, DM, EM, TIM/CNT, LR, #

Limitations	When comparing a value to the PV of a timer or counter, the value must be in BCD.						
Description	When the execution condition is OFF, CMP(20) is not executed. When the execution condition is ON, CMP(20) compares Cp1 and Cp2 and outputs the result to the GR, EQ, and LE flags in the SR area.						
Precautions	Placing other instructions between CMP(20) and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.						
Flags	<ul> <li>ER: Indirectly addressed EM/DM word is non-existent.</li> <li>(Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)</li> </ul>						
	EQ: ON if C	Cp1 equals Cp2.					
	LE: ON if Cp1 is less than Cp2.						
	<b>GR</b> : ON if Cp1 is greater than Cp2.						
	Flag	Address	C1 < C2	C1 = C2	C1 > C2		
	GR	25505	OFF	OFF	ON		

25506

25507

OFF

ON

ON

OFF

OFF

OFF

EQ

LE

#### Section 2-8

### Example: Saving CMP(20) Results

The following example shows how to save the comparison result immediately. If the content of LR 09 is greater than that of DM 0000, IR 01000 is turned ON; if the two contents are equal, IR 01001 is turned ON; if content of LR 09 is less than that of IR 010, IR 01002 is turned ON. In some applications, only one of the three OUTs would be necessary, making the use of TR 0 unnecessary. With this type of programming, IR 01000, IR 01001, and IR 01002 are changed only when CMP(20) is executed.



Address	Instruction	Oper	ands
00000	LD		00000
00001	OUT	TR	0
00002	CMP(20)		
		LR	09
		DM	0000
00003	AND		25505
00004	OUT		01000

**TCMP(85)** 

CD

ΤВ

R

Address	Instruction	Operands	
00005	LD	TR (	)
00006	AND	25506	5
00007	OUT	01001	I
00008	LD	TR C	)
00009	AND	25507	7
00010	OUT	01002	2

#### 2-8-2 TABLE COMPARE – TCMP(85)

## **Operand Data Areas** CD: Compare data IR, SR, DM, EM, TIM/CNT, LR, # **TB**: First comparison table word IR, SR, DM, EM, TIM/CNT, LR R: Result word IR, SR, DM, EM, TIM/CNT, LR

### Limitations

DM 6144 to DM 6655 cannot be used for R.

@TCMP(85)

CD

ΤВ

R

Ladder Symbols

Description

When the execution condition is OFF, TCMP(85) is not executed. When the execution condition is ON, TCMP(85) compares CD to the content of TB, TB+1, TB+2, ..., and TB+15. If CD is equal to the content of any of these words, the corresponding bit in R is set, e.g., if the CD equals the content of TB, bit 00 is turned ON, if it equals that of TB+1, bit 01 is turned ON, etc. The rest of the bits in R will be turned OFF.

Operands

DM

00000

001

0000 216

Flags ER: The comparison table (i.e., TB through TB+15) exceeds the data area. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.) EQ: ON if the result word contains 0000 (i.e., none of the 16 words in the table equals CD). Example The following example shows the comparisons made and the results provided for TCMP(85). Here, the comparison is made during each cycle when IR 00000 is ON. 00000 Address Instruction -11 TCMP(85) 00000 LD 001 00001 TCMP(85) DM 0000 216 CD: 001 Upper limits R: 216 001 0210 IR DM 0000 0100 IR 21600 0 DM 0001 0200 IR 21601 0 Compare the data in IR 001 with the given ranges. 0210 1 IR 21602 DM 0002 0400 IR 21603 0 DM 0003 0500 0 DM 0004 IR 21604 0600 DM 0005 IR 21605 0 0210 1 DM 0006 IR 21606 DM 0007 0800 IR 21607 0 0900 0 IR 21608 DM 0008 IR 21<u>609</u> DM 0009 1000 0 0210 IR 21610 1 DM 0010

### 2-8-3 **BLOCK COMPARE – BCMP(68)**

DM 0011

DM 0012 DM 0013

DM 0014

DM 0015

1200

1300

1400

0210

1600

### **Operand Data Areas**

Ladder Symbols			CD: Compare data
 BCMP(68)	) @BCMP(68)		IR, SR, AR, DM, EM, TIM/CNT, LR, #
. ,		. ,	CB: First comparison block word
CD		CD	IR, SR, DM, EM, TIM/CNT, LR
СВ		СВ	R: Result word
R		R	IR, SR, AR, DM, EM, TIM/CNT, LR

IR 21611

IR 21612

IR 21613

IR 21614

IR 21615

0 0

0

1

0

Limitations

Each lower limit word in the comparison block must be less than or equal to the upper limit.

DM 6144 to DM 6655 cannot be used for R.

Description

When the execution condition is OFF, BCMP(68) is not executed. When the execution condition is ON, BCMP(68) compares CD to the ranges defined by a block consisting of CB, CB+1, CB+2, ..., CB+31. Each range is defined by two words, the first one providing the lower limit and the second word providing the upper limit. If CD is found to be within any of these ranges (inclusive of the upper and lower limits), the corresponding bit in R is set. The comparisons that are made and the corresponding bit in R that is set for each true comparison are shown below. The rest of the bits in R will be turned OFF.

$CB \le CD \le CB+1$	$\rightarrow$	Bit 00
$CB+2 \le CD \le CB+3$	$\rightarrow$	Bit 01
$CB+4 \le CD \le CB+5$	$\rightarrow$	Bit 02
$CB+6 \le CD \le CB+7$	$\rightarrow$	Bit 03
$CB+8 \le CD \le CB+9$	$\rightarrow$	Bit 04
$CB+10 \le CD \le CB+11$	$\rightarrow$	Bit 05
$CB+12 \le CD \le CB+13$	$\rightarrow$	Bit 06
$CB+14 \le CD \le CB+15$	$\rightarrow$	Bit 07
$CB+16 \le CD \le CB+17$	$\rightarrow$	Bit 08
$CB+18 \le CD \le CB+19$	$\rightarrow$	Bit 09
$CB+20 \le CD \le CB+21$	$\rightarrow$	Bit 10
$CB+22 \le CD \le CB+23$	$\rightarrow$	Bit 11
$CB+24 \le CD \le CB+25$	$\rightarrow$	Bit 12
$CB+26 \le CD \le CB+27$	$\rightarrow$	Bit 13
$CB+28 \le CD \le CB+29$	$\rightarrow$	Bit 14
$CB+30 \le CD \le CB+31$	$\rightarrow$	Bit 15

ER: The comparison block (i.e., CB through CB+31) exceeds the data area. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

Flags

### **Comparison Instructions**

### Section 2-8

### Example

The following example shows the comparisons made and the results provided for BCMP(68). Here, the comparison is made during each cycle when IR 00000 is ON.

DM 0039

DM 0041

00000				_				
♦ -1		ВС	MP(68)		Address	Instruction	Operan	
			001		00000	LD		00000
		DN	/ 0010		00001	BCMP(68)		
I		L	R 05					001
							DM	0010
							LR	05
CD 001	Lower lin	nits	Ľ	Up	per limits		R:LR 05	;
001 0210	DM 0010	0000		DM (	0011	0100	LR 0500	0
Compare data in IR 001	DM 0012	0101		DM (	013	0200	LR 0501	0
(which contains 0210) with	DM 0014	0201		DM (	0015	0300	LR 0502	1
the given ranges.	DM 0016	0301		DM 0	0017	0400	LR 0503	0
	DM 0018	0401		DM 0	019	0500	LR 0504	0
	DM 0020	0501		DM (	021	0600	LR 0505	0
	DM 0022	0601		DM (	023	0700	LR 0506	0
	DM 0024	0701		DM 0	0025	0800	LR 0507	0
	DM 0026	0801		DM (	027	0900	LR 0508	0
	DM 0028	0901		DM 0	029	1000	LR 0509	0
Γ	DM 0030	1001		DM 0	0031	1100	LR 0510	0
Γ	DM 0032	1101		DM 0	0033	1200	LR 0511	0
Γ	DM 0034	1201		DM 0	0035	1300	LR 0512	0
Γ	DM 0036	1301		DM 0	0037	1400	LR 0513	0

## 2-8-4 DOUBLE COMPARE – CMPL(60)

DM 0038

DM 0040

La	dder Symbols	5
	CMPL(60)	Cp1
		I
	Cp1	<b>Cp2</b> : F
	Cp2	

000

1401

1501

### **Operand Data Areas**

1500

1600

LR 0514

LR 0515

0

0

Limitations	Cp1 and Cp1+1 must be in the same data area. Cp2 and Cp2+1 must be in the same data area. Set the third operand to 000.
Description	When the execution condition is OFF, CMPL(60) is not executed. When the execution condition is ON, CMPL(60) joins the 4-digit hexadecimal content of Cp1+1 with that of Cp1, and that of Cp2+1 with that of Cp2 to create two 8-digit hexadecimal numbers, Cp+1,Cp1 and Cp2+1,Cp2. The two 8-digit numbers are then compared and the result is output to the GR, EQ, and LE flags in the SR area.
Precautions	Placing other instructions between CMPL(60) and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

Flags

49

GR: ON if Cp1+1,Cp1 is greater than Cp2+1,Cp2. EQ: ON if Cp1+1,Cp1 equals Cp2+1,Cp2. LE: ON if Cp1+1,Cp1 is less than Cp2+1,Cp2. The following example shows how to save the comparison result immediately. If Example: Saving CMPL(60) Results the content of LR 10, LR 09 is greater than that of IR 011, IR 010, then IR 01000 is turned ON; if the two contents are equal, IR 01001 is turned ON; if content of

LR 10, LR 09 is less than that of IR 011, IR 010, then IR 01002 is turned ON. In some applications, only one of the three OUTs would be necessary, making the use of TR 0 unnecessary. With this type of programming, IR 01000, IR 01001, and IR 01002 are changed only when CMPL(60) is executed. Address Instruction Operands

00000

00001

00002

LD

OUT

CMPL(60)



CMPL(60)

LR 09

010

000

01000

Ladder Symbols

Greater Than

#### 2 - 8 - 5SIGNED BINARY COMPARE – CPS(—)

### Cp1: First compare word CPS(---) IR, SR, AR, DM, EM, TIM/CNT, LR, # Cp1 Cp2: Second compare word Cp2 IR, SR, AR, DM, EM, TIM/CNT, LR, # 000 000 Not used. Set to 000.

### Description

When the execution condition is OFF, CPS(---) is not executed. When the contents in Cp1 and Cp2 and outputs the result to the GR, EQ, and LE flags in the SR area.

Precautions

Placing other instructions between CPS(---) and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

### **Operand Data Areas**

00003	AND		25505
00004	OUT		01000
00005	LD	TR	0
00006	AND		25506
00007	OUT		01001
80000	LD	TR	0
00009	AND		25507
00010	OUT		01002

ΤR

LR

00000

0

09

010

TR 0

25505

┫┢

00000

ER:



### ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- EQ: ON if Cp1 equals Cp2.
- LE: ON if Cp1 is less than Cp2.
- **GR**: ON if Cp1 is greater than Cp2.

Comparison result		Flag status				
	GR (SR 25505)	EQ (SR 25506)	LE (SR 25507)			
Cp1 < Cp2	0	0	1			
Cp1 = Cp2	0	1	0			
Cp1 > Cp2	1	0	0			

### Example

In the following example, the content of DM 0000 is greater than that of DM 0020, so IR 01000 is turned ON and the other bits, IR 01001 and IR 01002, are turned OFF.



Address	Instruction	Oper	ands
00000	LD		00500
00001	OUT	TR	0
00002	CPS()		
		DM	0000
		DM	0020
			000
00003	AND		25505
00004	OUT		10000
00005	LD	TR	0
00006	AND		25506
00007	OUT		10001
80000	LD	TR	0
00009	AND		25507
00010	OUT		10002



## 2-8-6 DOUBLE SIGNED BINARY COMPARE – CPSL(----)

### Ladder Symbols

**Operand Data Areas** 



### Description

When the execution condition is OFF, CPSL(—) is not executed. When the execution condition is ON, CPSL(—) compares the 32-bit (8-digit) signed binary contents in Cp1+1, Cp1 and Cp2+1, Cp2 and outputs the result to the GR, EQ, and LE flags in the SR area.

### Precautions

Flags

Placing other instructions between CPSL(—) and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- **EQ**: ON if Cp1+1, Cp1 equals Cp2+1, Cp2.
- **LE**: ON if Cp1+1, Cp1 is less than Cp2+1, Cp2.
- **GR**: ON if Cp1+1, Cp1 is greater than Cp2+1, Cp2.

Comparison result	Flag status		
	GR (SR 25505)	EQ (SR 25506)	LE (SR 25507)
Cp1+1, Cp1 < Cp2+1, Cp2	0	0	1
Cp1+1, Cp1 = Cp2+1, Cp2	0	1	0
Cp1+1, Cp1 > Cp2+1, Cp2	1	0	0

### Example

In the following example, the content of DM 0001, DM 0000 is less than that of DM 0021, DM 0020, so IR 01002 is turned ON and the other bits, IR 01000 and IR 01001, are turned OFF.



Address	Instruction	Oper	ands
00000	LD		00500
00001	OUT	TR	0
00002	CPSL()		
		DM	0000
		DM	0020
			000
00003	AND		25505
00004	OUT		01000
00005	LD	TR	0
00006	AND		25506
00007	OUT		01001
00008	LD	TR	0
00009	AND		25507
00010	OUT		01002

Cp	1+1:[	OM 00	001	С	p1: D	M 00	00		Ср	2+1:	DM 0	021	С	p2: D	M 00	20
8	2	В	6	F	5	7	В	<	0	5	6	А	9	9	D	В
	. ,										(00.0				、	

(-2,101,938,823 decimal)

(90,872,283 decimal)

## 2-8-7 AREA RANGE COMPARE – ZCP(----)

## Ladder Symbol

 ZCP(—)
CD
LL
UL

### **Operand Data Areas**



### Limitations

LL must be less than or equal to UL.

Description

Flags

When the execution condition is OFF, ZCP(—) is not executed. When the execution condition is ON, ZCP(—) compares CD to the range defined by lower limit LL and upper limit UL and outputs the result to the GR, EQ, and LE flags in the SR area. The resulting flag status is shown in the following table.

Comparison result	Flag status			
	GR (SR 25505)	EQ (SR 25506)	LE (SR 25507)	
CD < LL	0	0	1	
$LL \leq CD \leq UL$	0	1	0	
UL < CD	1	0	0	

 
 Precautions
 Placing other instructions between ZCP(—) and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

LL is greater than UL.

- $\textbf{EQ}: \qquad \text{ON if } LL \leq CD \leq UL$
- **LE**: ON if CD < LL.
- **GR**: ON if CD > UL.

### **Comparison Instructions**

### Section 2-8

### Example

In the following example, the content of IR 002 (#6FA4) is compared to the range #0010 to #AB1F. Since  $#0010 \le #6FA4 \le #AB1F$ , the EQ flag and IR 01001 are turned ON.



#### 

### Ladder Symbol

ZCPL()
CD
LL
UL

### **Operand Data Areas**

CD: Compare data					
IR, SR, AR, DM, EM, LR					
LL: Lower limit of range					
IR, SR, AR, DM, EM, LR					
UL: Upper limit of range					
IR, SR, AR, DM, EM, LR					

Limitations

Description

The 8-digit value in LL+1,LL must be less than or equal to UL+1,UL.

When the execution condition is OFF, ZCPL(—) is not executed. When the execution condition is ON, ZCPL(—) compares the 8-digit value in CD, CD+1 to the range defined by lower limit LL+1,LL and upper limit UL+1,UL and outputs the result to the GR, EQ, and LE flags in the SR area. The resulting flag status is shown in the following table.

		Comparison result		Flag status	
			GR (SR 25505)	EQ (SR 25506)	LE (SR 25507)
	CD, C	D+1< LL+1,LL	0	0	1
	LL+1,I	$L \leq CD, CD+1 \leq UL+1, UL$	0	1	0
	UL+1,	UL < CD, CD+1	1	0	0
Precautions	the EG	g other instructions betwee 0, LE, and GR flags may cl nem before the desired sta	hange the statu	s of these flags	
Flags	ER:	Indirectly addressed EM (Content of *EM/*DM we has been exceeded.)			area boundary

LL+1,LL is greater than UL+1,UL.

- **EQ**: ON if LL+1,LL  $\leq$  CD, CD+1  $\leq$  UL+1,UL
- LE: ON if CD, CD+1 < LL+1,LL.
- GR: ON if CD, CD+1 > UL+1,UL.

## 2-9 Conversion Instructions

### 2-9-1 BCD-TO-BINARY – BIN(23)

### Ladder Symbols

# BIN(23) @BIN(23) S S R R

### **Operand Data Areas**

S: Source word (BCD)
IR, SR, AR, DM, EM, TIM/CNT, LR
R: Result word
IR, SR, AR, DM, EM, LR

### Limitations

Description

DM 6144 to DM 6655 cannot be used for R.

When the execution condition is OFF, BIN(23) is not executed. When the execution condition is ON, BIN(23) converts the BCD content of S into the numerically equivalent binary bits, and outputs the binary value to R. Only the content of R is changed; the content of S is left unchanged.



BIN(23) can be used to convert BCD to binary so that displays on the Programming Console or any other programming device will appear in hexadecimal rather than decimal. It can also be used to convert to binary to perform binary arithmetic operations rather than BCD arithmetic operations, e.g., when BCD and binary values must be added.

Flags

ER: The content of S is not BCD.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.) EQ: ON when the result is zero.

## 2-9-2 BINARY-TO-BCD – BCD(24)

Lad	lder Symb	Operand Data Areas	
	]		S: Source word (binary)
BCD(24)		@BCD(24)	IR, SR, AR, DM, EM, LR
S		S	R: Result word
R		R	IR, SR, AR, DM, EM, LR

Limitations If the content of S exceeds 270F, the converted result would exceed 9999 and BCD(24) will not be executed. When the instruction is not executed, the content of R remains unchanged.

DM 6144 to DM 6655 cannot be used for R.

**Description** BCD(24) converts the binary (hexadecimal) content of S into the numerically equivalent BCD bits, and outputs the BCD bits to R. Only the content of R is changed; the content of S is left unchanged.



BCD(24) can be used to convert binary to BCD so that displays on the Programming Console or any other programming device will appear in decimal rather than hexadecimal. It can also be used to convert to BCD to perform BCD arithmetic operations rather than binary arithmetic operations, e.g., when BCD and binary values must be added.

Flags

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- **EQ**: ON when the result is zero.

### 2-9-3 DOUBLE BCD-TO-DOUBLE BINARY – BINL(58)

 BINL(58)	 @BINL(58)
S	S
R	R

Ladder Symbols

### **Operand Data Areas**

S: First source word (BCD)
IR, SR, AR, DM, EM, TIM/CNT, LR
R: First result word
IR, SR, AR, DM, EM, LR

### Limitations

DM 6143 to DM 6655 cannot be used for R.

### Description

Flags

When the execution condition is OFF, BINL(58) is not executed. When the execution condition is ON, BINL(58) converts an eight-digit number in S and S+1 into 32-bit binary data, and outputs the converted data to R and R+1.



ER: The contents of S and/or S+1 words are not BCD.
 Indirectly addressed EM/DM word is non-existent.
 (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

**EQ**: ON when the result is zero.

## 2-9-4 DOUBLE BINARY-TO-DOUBLE BCD – BCDL(59)

			S: First source word (binary)
BCDL(59)		@BCDL(59)	IR, SR, AR, DM, EM, LR
S		S	<b>B</b> : First result word
R		R	IR, SR, AR, DM, EM, LR
	l l		

Limitations	If the content of S exceeds 05F5E0FF, the converted result would exceed
	99999999 and BCDL(59) will not be executed. When the instruction is not
	executed, the content of R and R+1 remain unchanged.

DM 6143 to DM 6655 cannot be used for R.

DescriptionBCDL(59) converts the 32-bit binary content of S and S+1 into eight digits of<br/>BCD data, and outputs the converted data to R and R+1.



 Flags
 ER:
 Content of R and R+1 exceeds 99999999.

 Indirectly addressed EM/DM word is non-existent.
 Indirectly addressed EM/DM word is not BCD, or the EM/DM area boundary has been exceeded.)

 EQ:
 ON when the result is zero.
# 

NEG(----)

S

	Р		п		R. Result word	
	R	_	R		IR, SR, AR, DM, EM, LR	
	000		000	Γ	000	
					Not used. Set to 000.	
				_		
Limitations	DM 614	14 to DM 66	655 cannot be	used	l for R.	
Description	comple tively th	Converts the four-digit hexadecimal content of the source word (S) to its 2's complement and outputs the result to the result word (R). This operation is effectively the same as subtracting S from 0000 and outputting the result to R; it will calculate the absolute value of negative signed binary data.				
			s 0000, the cor Il be turned on		of R will also be 0000 after execution and	
			s 8000, the cor I be turned on.		of R will also be 8000 after execution and	
Flags	N:	ON when	the leftmost bit	of th	ne result is 1.	
	ER:	<ul> <li>Indirectly addressed EM/DM word is non-existent.</li> <li>(Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)</li> </ul>				
	EQ:	ON when	the content of	R is z	zero after execution; otherwise OFF.	
	UF:	ON when	the content of	S is 8	8000; otherwise OFF.	
Example		following example shows how to use NEG(—) to find the 2's complement of content of DM 0005 and output the result to IR 200.				
	00000		NEG(—)		Address Instruction Operands	

Ladder Symbols

@NEG(---)

S

0000 	NEG(—)	Address	Instruction	Оре	rands
	DM 0005	00000	LD		00000
	200	00001	NEG()		
	000			DM	0005
		1			200
					000



### **Operand Data Areas**

S: Source word

IR, SR, AR, DM, EM, TIM/CNT, LR, #

R: Result word

# 

NEGL(----)

s

R

		_	K	-	I	R, SR, AR, D	M, EM, LR
	000		000	]		000	)
						Not used. Se	et to 000.
Limitations	DM 6143 to DM 6655 cannot be used for R.						
	S and S	S+1 must be	e in the same of	data a	area, as m	nust R and F	R+1.
Description	its 2's c operation from \$0 solute of If the co	nverts the eight-digit hexadecimal content of the source words (S and S+1) to 2's complement and outputs the result to the result words (R and R+1). This eration is effectively the same as subtracting the eight-digit content S and S+1 m \$0000 0000 and outputting the result to R and R+1; it will calculate the abute value of negative signed binary data. The content of S is 0000 0000, the content of R will also be 0000 0000 after ecution and EQ (SR 25506) will be turned on.					
	If the c	ontent of S	,	the c	ontent of	R will also b	e 8000 0000 after
Flags	N:	ON when the leftmost bit of the result is 1.					
	ER:	Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)					
	EQ:	ON when the content of R+1, R is zero after execution; otherwise OFF.					
	UF:	ON when the content of S+1, S is 8000 0000; otherwise OFF.					
Example	of the h LR 04,	he following example shows how to use NEGL(—) to find the 2's complement f the hexadecimal value in IR 151, IR 150 (001F FFFF) and output the result to R 04, LR 03.					
			NEGL()		Address	Instruction	Operands
			150		00000		00000
			LR 03 000		00001	NEGL()	150
	I		000				LR 03
							000

	0000	0000	
S	+1: IR 151	S: IR 150	
	001F	FFFF	
F	R+1: LR 04	R: LR 03	
	FFE0	0001	

**Operand Data Areas** 

S: First source word				
IR, SR, AR, DM, EM, TIM/CNT, LR				
R: First result word				
IR, SR, AR, DM, EM, LR				
000				

2-9

# Ladder Symbols

@NEGL(----)

S

R

# 2-10 Data Control Instructions

# 2-10-1 SCALING - SCL(66)

### Ladder Symbols

SCL(66)	 @SCL(66)
S	S
P1	P1
R	R

S: Source word
IR, SR, AR, DM, EM, TIM/CNT, LR, #
P1: First parameter word
IR, SR, AR, DM, EM, TIM/CNT, LR
R: Result word
IR, SR, AR, DM, EM, LR

**Operand Data Areas** 

### Limitations

S must be BCD.

P1 through P1+3 must be in the same data area.

DM 6144 to DM 6655 cannot be used for P1 through P1+3 or R.

> When the execution condition is OFF, SCL(66) is not executed. When the execution condition is ON, SCL(66) converts the 4-digit hexadecimal value in S to the 4-digit BCD value on the line defined by points (P1, P1+1) and (P1+2, P1+3), and places the results in R. The results is rounded off to the nearest integer. If the results is less than 0000, then 0000 is written to R, and if the result is greater than 9999, then 9999 is written to R.

The following table shows the functions and ranges of the parameter words:

Parameter	Function	Range	Comments
P1	BCD point #1 (A <sub>Y</sub> )	0000 to 9999	
P1+1	Hex. point #1 (A <sub>X</sub> )	0000 to FFFF	Do not set P1+1=P1+3.
P1+2	BCD point #2 (B <sub>Y</sub> )	0000 to 9999	
P1+3	Hex. point #2 (B <sub>X</sub> )	0000 to FFFF	Do not set P1+3=P1+1.

The following diagram shows the source word, S, converted to D according to the line defined by points  $(A_Y, A_X)$  and  $(B_Y, B_X)$ .



The results can be calculated by first converting all values to BCD and then using the following formula.

Results =  $B_Y - [(B_Y - A_Y)/(B_X - A_X) X (B_X - S)]$ 

Flags

Example

ER: The value in P1+1 equals that in P1+3.
 Indirectly addressed EM/DM word is non-existent.
 (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

P1 and P1+3 are not in the same data area, or other setting error.

EQ: ON when the result, R, is 0000.

When IR 00000 is turned ON in the following example, the BCD source data in DM 0100 (#0100) is converted to hexadecimal according to the parameters in DM 0150 to DM 0153. The result (#0512) is then written to DM 0200.



Address	Instruction	Oper	ands
00000	LD		00000
00001	@SCL(66)		
		DM	0100
		DM	0150
		DM	0200

DM 0150	0010	
DM 0151	0005	
DM 0152	0050	
DM 0153	0019	

DM 0100	0100				
DM 0200	0512				

# 2-10-2 SIGNED BINARY TO BCD SCALING - SCL2(---)

### Ladder Symbols

### **Operand Data Areas**

		@SCL2()		S: Source word
SCL2(—)				IR, SR, AR, DM, EM, LR
S		S		P1: First parameter word
P1		P1		
R		– l		IR, SR, AR, DM, EM, LR
K		K		R: Result word
				IR, SR, AR, DM, EM, LR

### Limitations

### S must be BCD.

P1 through P1+2 must be in the same data area. DM 6144 to DM 6655 cannot be used for R.

Description

SCL2(—) is used to linearly convert a 4-digit signed hexadecimal value to a 4-digit BCD value. Unlike BCD(24), which converts a 4-digit hexadecimal value to its 4-digit BCD equivalent (S<sub>hex</sub>  $\rightarrow$  S<sub>BCD</sub>), SCL2(—) can convert the signed hexadecimal value according to a specified linear relationship. The conversion line is defined by the x-intercept and the slope of the line specified in the parameter words P1 to P1+2.

When the execution condition is OFF, SCL2(—) is not executed. When the execution condition is ON, SCL2(—) converts the 4-digit signed hexadecimal value in S to the 4-digit BCD value on the line defined by the x-intercept (P1, 0) and the slope (P1+2  $\div$  P1+1) and places the results in R. The result is rounded off to the nearest integer.

If the result is negative, then CY is set to 1. If the result is less than –9999, then –9999 is written to R. If the result is greater than 9999, then 9999 is written to R. The following table shows the functions and ranges of the parameter words:

Parameter	ter Function Range	
P1	x-intercept (signed hex.)	8000 to 7FFF (-32,768 to 32,767)
P1+1	$\Delta X$ (signed hex.)	8000 to 7FFF (-32,768 to 32,767)
P1+2	ΔY (BCD)	0000 to 9999

The following diagram shows the source word, S, converted to R according to the line defined by the point (P1, 0) and slope  $\Delta Y / \Delta X$ .



The result can be calculated by first converting all signed hexadecimal values to BCD and then using the following formula.

$$\mathsf{R} = \frac{\Delta \mathsf{Y}}{\Delta \mathsf{X}} \qquad (\mathsf{S}\text{-}\mathsf{P1})$$

Flags

Example

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

P1 and P1+2 are not in the same data area, or other setting error.

- CY: ON when the result, R, is negative.
- **EQ:** ON when the result, R, is 0000.

When IR 00500 is turned ON in the following example, the signed binary source data in 001 (#FFE2) is converted to BCD according to the parameters in



# 2-10-3 BCD TO SIGNED BINARY SCALING - SCL3(---)

Ladder Symbols

SCL3(----) S P1 R

	@SCL3()
	S
ſ	P1
	R

### **Operand Data Areas**

S: Source word	
IR, SR, AR, DM, EM, LR	
P1: First parameter word	
IR, SR, AR, DM, EM, LR	
R: Result word	
IR, SR, AR, DM, EM, LR	

Limitations	P1+1 must be BCD.
	P1 through P1+4 must be in the same data area.
	DM 6144 to DM 6655 cannot be used for R.
Description	SCL3(—) is used to linearly convert a 4-digit BCD value to 4-digit signed hexa- decimal. SCL3(—) converts the BCD value according to a specified linear rela- tionship. The conversion line is defined by the y-intercept and the slope of the line specified in the parameter words P1 to P1+2.
	When the execution condition is OFF, SCL3(—) is not executed. When the execution condition is ON, SCL3(—) converts the 4-digit BCD value in S to the 4-digit signed hexadecimal value on the line defined by the y-intercept (0, P1) and the slope (P1+2 $\div$ P1+1) and places the result in R. The result is rounded off to the nearest integer.
	The content of S can be 0000 to 9999, but S will be treated as a negative value if CY=1, so the effective range of S is actually –9999 to 9999. Be sure to set the desired sign in CY using STC(40) or CLC(41).
	Parameter words P1+3 and P1+4 define upper and lower limits for the result. If the result is greater than the upper limit in P1+3, then the upper limit is written to

DM 0000 to DM 0002. The result (#0018) is then written to LR 00 and CY is

R. If the result is less than the lower limit in P1+4, then the lower limit is written to R.

**Note** The upper and lower limits for a 12-bit Analog Input Unit would be 07FF and F800.

The following table shows the functions and ranges of the parameter words:

Parameter	Function	Range		
P1	x-intercept (signed hex.)	8000 to 7FFF (-32,768 to 32,767)		
P1+1	ΔX (BCD)	0001 to 9999		
P1+2	$\Delta Y$ (signed hex.)	8000 to 7FFF (-32,768 to 32,767)		
P1+3	Upper limit (signed hex.)	8000 to 7FFF (-32,768 to 32,767)		
P1+4	Lower limit (signed hex.)	8000 to 7FFF (-32,768 to 32,767)		

**Note** Do not set 0000 for  $\Delta X$  (4 digits BCD) in the second word (P1+1). The contents of P1+1 is used for division and correct conversion cannot be obtained when dividing by 0000. Correct results also cannot be obtained if a hexadecimal value is used. Always use BCD data between 0001 and 9999 for P1+1.

The following diagram shows the source word, S, converted to R according to the line defined by the point (0, P1) and slope  $\Delta Y/\Delta X$ .



The result can be calculated by first converting all BCD values to signed binary and then using the following formula.

$$\mathsf{R} = \begin{pmatrix} \underline{\Delta} \mathsf{Y} \\ \underline{\Delta} \mathsf{X} \end{pmatrix} + \mathsf{P1}$$

Flags

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

The content of S is not BCD.

- CY: CY is not changed by SCL3(—). (CY shows the sign of S before execution.)
- EQ: ON when the result, R, is 0000.

# Section 2-10

### Example

The status of IR 20001 determines the sign of the BCD source word in the following example. If IR 20001 is ON, then the source word is negative. When IR 20000 is turned ON, the BCD source data in LR 02 is converted to signed binary according to the parameters in DM 0000 to DM 0004. The result is then written to DM 0100. (In the second conversion, the signed binary equivalent of -1035 is less than the lower limit specified in DM 0004, so the lower limit is written to DM 0100.)



Address	Instruction	Oper	ands
00000	LD		25313
00001	01 CLC(41)		
00002	LD		20001
00101	STC(40)		
00004	LD		20000
00005	00005 SCL3()		
		LR	02
		DM	0000
		DM	0100



DM 0000	0005	
DM 0001	0003	
DM 0002	0006	
DM 0003	07FF	
DM 0004	F800	



# 

### Ladder Symbols

 AVG(—)
S
Ν
D

### **Operand Data Areas**



Limitations	S must be hexadecimal.
	N must be BCD from #0001 to #0064.
	D and D+N+1 must be in the same data area.
	DM 6144 to DM 6655 cannot be used for S, N, or D to D+N+1.
Description	AVG(—) is used to calculate the average value of S over N cycles.
	When the execution condition is OFF, AVG(—) is not executed.
	Each time that AVG() is executed, the content of S is stored in words D+2 to
	D+N+1. On the first execution, $AVG(-)$ writes the content of S to D+2; on the
	second execution it writes the content of S to D+3, etc. On the Nth execution,
	AVG(—) writes the content of S stored in D+N+1, AVG(—) calculates the aver-
	age value of the values stored in D+2 to D+N+1, and writes the average to D.

		D	Average value (after N or more executions)			
		D+1	Used by the system.			
		D+2	Content of S from the 1st execution of AVG(			
		D+3	Content of S from the 2nd execution of AVG(			
		D+N+1	Content of S from the Nth execution of AVG(			
Precautions	binary.	-	s calculated in binary. Be sure that the content of S is in			
	N must be operate wi		#0001 to #0064. If the content of N $\ge$ #0065, AVG(—) will			
	The avera rounded up	age value will be rounded off to the nearest integer value. (( up to 1.)				
	Leave the	contents o	of D+1 set to $\#0000$ after the first execution of AVG(—).			
Flags	(C	ontent of	rectly addressed EM/DM word is non-existent. ntent of *EM/*DM word is not BCD, or the EM/DM area boundary been exceeded.)			
	One or more operands have been set incorrectly.					
	D	and D+N+	1 are not in the same data area.			
Example	ented by 1 IR 040 to D	each cyc DM 1002 a	pple, the content of IR 040 is set to #0000 and then increm- le. For the first two cycles, AVG(—) moves the content of and DM 1003. On the third and later cycles AVG(—) calcu- ue of the contents of DM 1002 to DM 1004 and writes that			

The following diagram shows the function of words D to D+N+1.

╢──╺ <del>┍</del> ──────	@MOV(21)	Address	Instruction	Оре	rands
	#0000	00000	LD		0000
	040	00001	@MOV(21)		
				#	000
•	AVG(—)				040
	040	00002	AVG()		
	#0003				040
	DM 1000			#	000
				DM	100
•	CLC(41)	00003	CLC(41)		
		00004	ADB(50)		
	ADB(50)				040
	040			#	000
					040
	#0001 040				

1st cycle

----

DM 1004

average value to DM 1000.

IR 040	0000	0001	0002	0003	
	1st cycle	2nd cycle	3rd cycle	4th cycle	
DM 1000	0000	0001	0001	0002	Average
DM 1001					Used by the system.
DM 1002	0000	0000	0000	0003	Previous
DM 1003		0001	0001	0001	values of

0002

3rd cycle

4th cycle

0002

IR 40

2nd cycle

---

# **2-11 Special Instructions**

# 2-11-1 SET CARRY – STC(40)

# Ladder Symbols



When the execution condition is OFF, STC(40) is not executed. When the execution condition is ON, STC(40) turns ON CY (SR 25504).

# 2-11-2 CLEAR CARRY – CLC(41)

### Ladder Symbols



When the execution condition is OFF, CLC(41) is not executed. When the execution condition is ON, CLC(41) turns OFSF CY (SR 25504).

CLEAR CARRY is used to reset (turn OFF) CY (SR 25504) to "0."

# 2-12 Symbol Math Instructions

# 2-12-1 BCD ADD - ADD(30)

### **Operand Data Areas** Au: Augend word (BCD) Ladder Symbols IR, SR, AR, DM, EM, TIM/CNT, LR, # ADD(30) @ADD(30) Ad: Addend word (BCD) Au Au IR, SR, AR, DM, EM, TIM/CNT, LR, # Ad Ad R: Result word R R IR, SR, AR, DM, EM, LR

Limitations

DM 6144 to DM 6655 cannot be used for R.

Description

When the execution condition is OFF, ADD(30) is not executed. When the execution condition is ON, ADD(30) adds the contents of Au, Ad, and CY, and

places the result in R. CY will be set if the result is greater than 9999.



Flags	ER:	Au and/or Ad is not BCD. Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
	CY:	ON when there is a carry in the result.
	EQ:	ON when the result is 0.
Example		2 is ON, the program represented by the following diagram clears CY with ), adds the content of IR 030 to a constant (6103), places the result in DM

0100, and then moves either all zeros or 0001 into DM 0101 depending on the status of CY (25504). This ensures that any carry from the last digit is preserved in R+1 so that the entire result can be later handled as eight-digit data.



Although two ADD(30) can be used together to perform eight-digit BCD addition, ADDL(54) is designed specifically for this purpose.

**Operand Data Areas** 

# 2-12-2 BCD SUBTRACT – SUB(31)

# Ladder SymbolsMi: Minuend word (BCD)SUB(31)@SUB(31)MiMiSuSuRSuRRIR, SR, AR, DM, EM, TIM/CNT, LR, #IR, SR, AR, DM, EM, TIM/CNT, LR, #

Limitations

DM 6144 to DM 6655 cannot be used for R.

Description

When the execution condition is OFF, SUB(31) is not executed. When the execution condition is ON, SUB(31) subtracts the contents of Su and CY from Mi, and places the result in R. If the result is negative, CY is set and the 10's complement of the actual result is placed in R. To convert the 10's complement to the true result, subtract the content of R from zero (see example below).



Flags

**ER:** Mi and/or Su is not BCD.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- CY: ON when the result is negative, i.e., when Mi is less than Su plus CY.
- EQ: ON when the result is 0.

Example

negative), the result is output as the 10's complement of the true answer. To convert the output result to the true value, subtract the value in R from 0. When 00002 is ON, the following ladder program clears CY, subtracts the contents of DM 0100 and CY from the content of 010 and places the result in LR 10. If CY is set by executing SUB(31), the result in LR 10 is subtracted from zero (note that CLC(41) is again required to obtain an accurate result), the result is placed back in LR 10, and LR 1100 is turned ON to indicate a negative result.

Be sure to clear the carry flag with CLC(41) before executing SUB(31) if its previous status is not required, and check the status of CY after doing a subtraction with SUB(31). If CY is ON as a result of executing SUB(31) (i.e., if the result is

If CY is not set by executing SUB(31), the result is positive, the second subtraction is not performed, and LR 1100 is not turned ON. LR 1100 is programmed as a self-maintaining bit so that a change in the status of CY will not turn it OFF when the program is rescanned.

In this example, differentiated forms of SUB(31) are used so that the subtraction operation is performed only once each time 00002 is turned ON. When another subtraction operation is to be performed, 00002 will need to be turned OFF for at least one cycle (resetting LR 1100) and then turned back ON.



Address	Instruction	Ope	rands
00000	LD		00002
00001	OUT	TR	0
00002	CLC(41)		
00003	@SUB(31)		
			010
		DM	0100
		LR	10
00004	AND		25504
00005	CLC(41)		
00006	@SUB(31)		
		#	0000
		LR	10
		LR	10
00007	LD	TR	0
80000	LD		25504
00009	OR	LR	1100
00010	AND LD		
00011	OUT	LR	1100

The first and second subtractions for this diagram are shown below using example data for 010 and DM 0100.

**Note** The actual SUB(31) operation involves subtracting Su and CY from 10,000 plus Mi. For positive results the leftmost digit is truncated. For negative results the 10s complement is obtained. The procedure for establishing the correct answer is given below.

```
First Subtraction
IR 010
         1029
DM 0100 - 3452
CY
          - 0
LR 10
         7577 (1029 + (10000 - 3452))
CY
               (negative result)
          1
Second Subtraction
       0000
LR 10 -7577
CY -0
LR 10 2423
              (0000 + (10000 - 7577))
CY
              (negative result)
       1
```

In the above case, the program would turn ON LR 1100 to indicate that the value held in LR 10 is negative.

# 2-12-3 BCD MULTIPLY – MUL(32)



# Operand Data Areas

DM 6143 to DM 6655 cannot be used for R.

When the execution condition is OFF, MUL(32) is not executed. When the execution condition is ON, MUL(32) multiplies Md by the content of Mr, and places the result In R and R+1.



### Example

When IR 00000 is ON with the following program, the contents of IR 013 and DM 0005 are multiplied and the result is placed in LR 07 and LR 08. Example data and calculations are shown below the program.



Flags

ER: Md and/or Mr is not BCD.

> Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

EQ: ON when the result is 0.

# 2-12-4 BCD DIVIDE – DIV(33)

# Ladder Symbol



Dd: Dividend word (BCD)

IR, SR, AR, DM, EM, TIM/CNT, LR, # Dr: Divisor word (BCD) IR, SR, AR, DM, EM, TIM/CNT, LR, # R: First result word (BCD) IR, SR, AR, DM, EM, LR

 DIV(33)	
Dd	_
Dr	
R	-
	_

# **Operand Data Areas**

Limitations

R and R+1 must be in the same data area. DM 6143 to DM 6655 cannot be used for R.

When the execution condition is OFF, DIV(33) is not executed and the program moves to the next instruction. When the execution condition is ON, Dd is divided by Dr and the result is placed in R and R + 1: the quotient in R and the remainder in R + 1.



ER: Dd or Dr is not in BCD.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

EQ: ON when the result is 0.

### Example

Flags

When IR 00000 is ON with the following program, the content of IR 216 is divided by the content of LR 09 and the result is placed in DM 0017 and DM 0018. Example data and calculations are shown below the program.



Address	Instruction	Opera	ands
00000	LD		00000
00001	DIV(33)		
			216
		LR	09
		DM	0017

# Dd: LR 09 Dd: IR 216 0 0 3 4 5 2

# 2-12-5 DOUBLE BCD ADD – ADDL(54)



DM 6143 to DM 6655 cannot be used for R.

Flags

When the execution condition is OFF, ADDL(54) is not executed. When the execution condition is ON, ADDL(54) adds the contents of CY to the 8-digit value in Au and Au+1 to the 8-digit value in Ad and Ad+1, and places the result in R and R+1. CY will be set if the result is greater than 99999999.

	Au + 1	Au
	Ad + 1	Ad
+		CY
CY	R + 1	R

ER: Au and/or Ad is not BCD.
 Indirectly addressed EM/DM word is non-existent.
 (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- **CY:** ON when there is a carry in the result.
- EQ: ON when the result is 0.

Example When IR 00000 is ON, the following program section adds two 12-digit numbers, the first contained in LR 00 through LR 02 and the second in DM 0010 through DM 0012. The result is placed in IR 200 through IR 201.

The rightmost 8 digits of the two numbers are added using ADDL(54), i.e., the contents of LR 00 and LR 01 are added to DM 0010 and DM 0011 and the results is placed in IR 200 and IR 201. The second addition adds the leftmost 4 digits of each number using ADD(30), and includes any carry from the first addition. The last instruction, ADB(50) (see 2-12-9 BINARY ADD – ADB(50)) adds two all-zero constants to place any carry from the second addition into IR 203.

00000	CLC(41)	Address	Instruction	Oper	ands
	CLC(41)	00000	LD		00000
	@ADDL(54)	00001	CLC(41)		
	LR 00	00002	@ADDL(54)		
	DM 0010			LR	00
	IR200			DM	0010
					200
	@ADD(30)	00003	@ADD(30)		
	LR 02			LR	02
	DM 0012			DM	0012
	IR202				202
	@ADB(50)	00004	@ADB(50)		
	#0000			#	0000
	#0000			#	0000
	IR203				203

**Operand Data Areas** 

# 2-12-6 DOUBLE BCD SUBTRACT – SUBL(55)

Ladder Symbols		ools	Mi: First minuend word (BCD)	
	SUBL(55)		@SUBL(55)	IR, SR, AR, DM, EM, TIM/CNT, LR
	. ,		. ,	Su: First subtrahend word (BCD)
	Mi		Mi	IR, SR, AR, DM, EM, TIM/CNT, LR
	Su		Su	R: First result word
	R		R	IR, SR, AR, DM, EM, LR

### Limitations

DM 6143 to DM 6655 cannot be used for R.

8-digit constant.

Description

When the execution condition is OFF, SUBL(55) is not executed. When the execution condition is ON, SUBL(55) subtracts CY and the 8-digit contents of Su and Su+1 from the 8-digit value in Mi and Mi+1, and places the result in R and R+1. If the result is negative, CY is set and the 10's complement of the actual result is placed in R. To convert the 10's complement to the true result, subtract the content of R from zero. Since an 8-digit constant cannot be directly entered, use the BSET(71) instruction (see 2-7-5 BLOCK SET – BSET(71)) to create an



Flags	ER:	Mi, M+1,Su, or Su+1 are not BCD.
		Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
	CY:	ON when the result is negative, i.e., when Mi is less than Su.
	EQ:	ON when the result is 0.
Example		lowing example works much like that for single-word subtraction. In this le, however, BSET(71) is required to clear the content of DM 0000 and



DM 0001 so that a negative result can be subtracted from 0 (inputting an 8-digit constant is not possible).

Address	Instruction	Оре	rands
00000	LD		00003
00001	OUT	TR	0
00002	CLC(41)		
00003	@SUBL(55)		
		LR	00
			220
		DM	0100
00004	AND		25504
00005	@BSET(71)		
		#	0000
		DM	0000
		DM	0001

Address	Instruction	Oper	ands
00006	CLC(41)		
00007	@SUBL(55)		
		DM	0000
		DM	0100
		DM	0100
00008	LD	TR	0
00009	LD		25504
00010	OR	LR	0100
00011	AND LD		
00012	OUT	LR	0100

# 2-12-7 DOUBLE BCD MULTIPLY – MULL(56)

### Ladder Symbols

@MULL(56)
Md
Mr
R

## **Operand Data Areas**



### Limitations

Description

DM 6141 to DM 6655 cannot be used for R.

When the execution condition is OFF, MULL(56) is not executed. When the execution condition is ON, MULL(56) multiplies the eight-digit content of Md and Md+1 by the content of Mr and Mr+1, and places the result in R to R+3.



Flags

ER: Md, Md+1,Mr, or Mr+1 is not BCD.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

EQ: ON when the result is 0.

# 2-12-8 DOUBLE BCD DIVIDE – DIVL(57)

Ladder Symbols

DIVL(57)	 @DIVL(57)
Dd	Dd
Dr	Dr
R	R

**Operand Data Areas** 

Dd: First dividend word (BCD)
IR, SR, AR, DM, EM, TIM/CNT, LR
Dr: First divisor word (BCD)
IR, SR, AR, DM, EM, TIM/CNT, LR
R: First result word
IR, SR, AR, DM, EM, LR

Limitations

DM 6141 to DM 6655 cannot be used for R.

Description

When the execution condition is OFF, DIVL(57) is not executed. When the execution condition is ON, DIVL(57) the eight-digit content of Dd and D+1 is divided by the content of Dr and Dr+1 and the result is placed in R to R+3: the quotient in R and R+1, the remainder in R+2 and R+3.



ER: Dr and Dr+1 contain 0.

Dd, Dd+1, Dr, or Dr+1 is not BCD.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

EQ: ON when the result is 0.

# 2-12-9 BINARY ADD - ADB(50)

	Lad	der Symt	ools	Au: Augend word (binary)
	ADB(50)	]	@ADB(50)	IR, SR, AR, DM, EM, TIM/CNT, LR, #
	7(22(00)		@/\BB(00)	Ad: Addend word (binary)
	Au		Au	IR, SR, AR, DM, EM, TIM/CNT, LR, #
	Ad		Ad	R: Result word
	R		R	IR, SR, AR, DM, EM, LR
Limitations	DM 6144	to DM 66	55 cannot be use	ed for R.
Description	execution	n conditior	n is ON, ADB(50)	PFF, ADB(50) is not executed. When the adds the contents of Au, Ad, and CY, and t if the result is greater than FFFF.



ADB(50) can also be used to add signed binary data. The Overflow and Underflow Flags (SR 25404 and SR 25405) indicate whether the result has exceeded the lower or upper limits of the 16-bit signed binary data range.

- ER: Indirectly addressed EM/DM word is non-existent.
   (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- CY: ON when the result is greater than FFFF.
- EQ: ON when the result is 0.
- **N:** ON when the leftmost bit of the result is 1.
- **OF**: ON when the result exceeds +32,767 (7FFF).
- **UF**: ON when the result is below –32,768 (8000).

### Example

Flags

The following example shows a four-digit addition with CY used to place either #0000 or #0001 into R+1 to ensure that any carry is preserved.



### 76

In the case below, A6E2 + 80C5 = 127A7. The result is a 5-digit number, so CY (SR 25504) = 1, and the content of R + 1 becomes #0001.



**Note** For signed binary calculations, the status of the UF and OF flags indicate whether the result has exceeded the signed binary data range (-32,768 (8000) to +32,767 (7FFF)).

# 2-12-10 BINARY SUBTRACT – SBB(51)

ER:



### **Operand Data Areas**

	<b>Mi</b> : Minuend word (binary)
	IR, SR, AR, DM, EM, TIM/CNT, LR, #
51)	Su: Subtrahend word (binary)
	IR, SR, AR, DM, EM, TIM/CNT, LR, #
	R: Result word
	IR, SR, AR, DM, EM, LR

Limitations

Description

DM 6144 to DM 6655 cannot be used for R.

When the execution condition is OFF, SBB(51) is not executed. When the execution condition is ON, SBB(51) subtracts the contents of Su and CY from Mi and places the result in R. If the result is negative, CY is set and the 2's complement of the actual result is placed in R.



SBB(51) can also be used to subtract signed binary data. The Overflow and Underflow Flags (SR 25404 and SR 25405) indicate whether the result has exceeded the lower or upper limits of the 16-bit signed binary data range.

Flags

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- CY: ON when the result is negative, i.e., when Mi is less than Su plus CY.
- **EQ**: ON when the result is 0.
- N: ON when the leftmost bit of the result is 1.
- **OF**: ON when the result exceeds +32,767 (7FFF).
- UF: ON when the result is below -32,768 (8000).

**Example** The following example shows a four-digit subtraction. When IR 00001 is ON, the content of LR 00 and CY are subtracted from the content of IR 002 and the result is written to LR 01.

CY is turned ON if the result is negative. If normal data is being used, a negative result (signed binary) must be converted to normal data using NEG(—). Refer to 2-9-5 2's COMPLEMENT – NEG(-) for details.



In the case below, the content of LR 00 (#7A03) and CY are subtracted from IR 002 (#F8C5). Since the result is positive, CY is 0.

If the result had been negative, CY would have been set to 1. For normal (unsigned) data, the result would have to be converted to its 2's complement.



**Note** For signed binary calculations, the status of the UF and OF flags indicate whether the result has exceeded the signed binary data range (-32,768 (8000) to +32,767 (7FFF)).

# 2-12-11 BINARY MULTIPLY – MLB(52)



### **Operand Data Areas**

### Limitations

DM 6143 to DM 6655 cannot be used for R.

MLB(52) cannot be used to multiply signed binary data, but MBS(—) can be used. Refer to 2-12-15 SIGNED BINARY MULTIPLY – MBS(—).

**Operand Data Areas** 

### Description

Flags

When the execution condition is OFF, MLB(52) is not executed. When the execution condition is ON, MLB(52) multiplies the content of Md by the contents of Mr, places the rightmost four digits of the result in R, and places the leftmost four digits in R+1.



- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- EQ: ON when the result is 0.
- N: ON when the leftmost bit of the result is 1.

### 2-12-12 **BINARY DIVIDE – DVB(53)**

### Ladder Symbols Dd: Dividend word (binary) IR, SR, AR, DM, EM, TIM/CNT, LR, # DVB(53) @DVB(53) Dr: Divisor word (binary) Dd Dd IR, SR, AR, DM, EM, TIM/CNT, LR, # Dr Dr R: First result word R R IR, SR, AR, DM, EM, LR DM 6143 to DM 6655 cannot be used for R.

Limitations

Refer to 2-12-17 SIGNED BINARY DIVIDE - DBS(----) for details.

Description When the execution condition is OFF, DVB(53) is not executed. When the execution condition is ON, DVB(53) divides the content of Dd by the content of Dr and the result is placed in R and R+1: the quotient in R, the remainder in R+1.



### Flags

ER: Dr contains 0.

> Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- EQ: ON when the result is 0.
- N: ON when the leftmost bit of the result is 1.

# Section 2-12

**Operand Data Areas** 

# 2-12-13 DOUBLE BINARY ADD – ADBL(47)

Lad	der Symt	ools	Au: First augend word (binary)
ADBL(47)		@ADBL(47)	IR, SR, AR, DM, EM, TIM/CNT, LR
. ,		. ,	Ad: First addend word (binary)
Au		Au	IR, SR, AR, DM, EM, TIM/CNT, LR
Ad		Ad	R: First result word
R		R	IR, SR, AR, DM, EM, LR

### Limitations

Au and Au+1 must be in the same data area, as must Ad and Ad+1, and R and R+1.

DM 6142 to DM 6655 cannot be used for R.

# **Description** When the execution condition is OFF, ADBL(47) is not executed. When the execution condition is ON, ADBL(47) adds the eight-digit contents of Au+1 and Au, the eight-digit contents of Ad+1 and Ad, and CY, and places the result in R. CY will be set if the result is greater than FFFF FFFF.



ADBL(47) can also be used to add signed binary data. The Overflow and Underflow Flags (SR 25404 and SR 25405) indicate whether the result has exceeded the lower or upper limits of the 32-bit signed binary data range.

ER: Indirectly addressed EM/DM word is non-existent.
 (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- CY: ON when the result is greater than FFFF FFFF.
- EQ: ON when the result is 0.
- N: ON when the leftmost bit of the result is 1.
- **OF**: ON when the result exceeds +2,147,483,647 (7FFF FFFF).
- **UF**: ON when the result is below –2,147,483,648 (8000 0000).

Flags

### Example

The following example shows an eight-digit addition with CY (SR 25504) used to represent the status of the 9th digit. The status of the UF and OF flags indicate whether the result has exceeded the signed binary data range (-2,147,483,648 (8000 0000) to +2,147,483,647 (7FFF FFFF)).



- 1. For unsigned binary addition, CY indicates that the sum of the two values Note exceeds FFFF FFFF. (UF and OF can be ignored.)
  - 2. For signed binary addition, the UF flag indicates that the sum of the two values is below -2,147,483,648 (8000 0000). (CY can be ignored.)

# 2-12-14 DOUBLE BINARY SUBTRACT – SBBL(48)

Lad	der Symb	ools	Mi: First minuend word (binary)
 SBBL(48)		@SBBL(48)	IR, SR, AR, DM, EM, TIM/CNT, LR
. ,		. ,	Su: First subtrahend word (binary)
Mi		Mi	IR, SR, AR, DM, EM, TIM/CNT, LR
Su		Su	R: First result word
R		R	
			IR, SR, AR, DM, EM, LR

### Limitations

Mi and Mi+1 must be in the same data area, as must Su and Su+1, and R and R+1.

DM 6142 to DM 6655 cannot be used for R.

**Operand Data Areas** 

When the execution condition is OFF, SBBL(48) is not executed. When the execution condition is ON, SBBL(48) subtracts CY and the eight-digit value in Su and Su+1 from the eight-digit value in Mi and Mi+1, and places the result in R and R+1. If the result is negative, CY is set and the 2's complement of the actual result is placed in R+1 and R. Use NEGL(—) to convert the 2's complement to the true result.



SBBL(48) can also be used to subtract signed binary data. The Overflow and Underflow Flags (SR 25404 and SR 25405) indicate whether the result has exceeded the lower or upper limits of the 32-bit signed binary data range.

Flags

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- CY: ON when the result is negative, i.e., when Mi is less than Su plus CY.
- **EQ**: ON when the result is 0.
- **N:** ON when the leftmost bit of the result is 1.
- **OF**: ON when the result exceeds +2,147,483,647 (7FFF FFFF).
- **UF**: ON when the result is below –2,147,483,648 (8000 0000).

### Example

The following example shows an eight-digit subtraction with CY (SR 25504) used to indicate a negative result (with unsigned data). The status of the UF and OF flags indicate whether the result has exceeded the signed binary data range  $(-2,147,483,648 (8000\ 0000) \text{ to } +2,147,483,647 (7FFF FFFF)).$ 



- **Note** 1. For unsigned binary data, CY indicates that the result is negative. Take the 2's complement using NEGL(—) to obtain the absolute value of the true result. (UF and OF can be ignored.)
  - 2. For signed binary data, the OF flag indicates that the result exceeds +2,147,483,647 (7FFF FFFF). (CY can be ignored.)

# 

### **Operand Data Areas**

Lad	der Symb	ools	Md: Multiplicand word
 MBS(—)		@MBS()	IR, SR, AR, DM, EM, TIM/CNT, LR, #
			Mr: Multiplier word
Md		Md	IR, SR, AR, DM, EM, TIM/CNT, LR, #
Mr		Mr	R: First result word
R		R	IR, SR, AR, DM, EM, LR

Limitations Description

Flags

DM 6143 to DM 6655 cannot be used for R.

MBS(—) multiplies the signed binary content of two words and outputs the 8-digit signed binary result to R+1 and R. The rightmost four digits of the result are placed in R, and the leftmost four digits are placed in R+1.



ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- EQ: ON when the result is 0000 0000, otherwise OFF.
- N: ON when the leftmost bit of the result is 1.

Example In the following example, MBS(—) is used to multiply the signed binary contents of DM 0010 with the signed binary contents of DM 0012 and output the result to DM 0100 and DM 0101.



**Operand Data Areas** 

# 

				Operand	Data Areas
	Ladder Sy	vmbols	M	d: First multip	icand word
			IR, SR	R, AR, DM, EN	1, TIM/CNT, LR
	MBSL()	@MBSL(—)		<b>VIr</b> : First multi	olier word
	Md	Md	IR, SR	R, AR, DM, EN	1, TIM/CNT, LR
	Mr	Mr		R: First resu	Ilt word
	R	R		R, SR, AR, DI	M, EM, LR
Limitations Description	R and R+3 mus DM 6143 to DM MBSL(—) multi the 32-bit signe	nust be in the same at be in the same dat 1 6655 cannot be use plies the 32-bit (8-dig d binary data in Mr-	a area. ed for R. git) signed b	inary data in	Md+1 and Md with
	binary result to	-	Mal		
		Md + 1	Md		
	X	Mr + 1	Mr		
	R + 3	R+2 R+1	R		
Flags	(Conter has bee EQ: ON whe	ly addressed EM/DM nt of *EM/*DM word en exceeded.) en the result is zero (	is not BCD	, or the EM/	
	wise Of <b>N:</b> ON whe	- ⊢. en the leftmost bit of	the result i	s 1.	
Example	In the following tents of DM 000	example, MBSL(—) 1 and DM 0000 with utput the result to Lf	) is used to the signed l	multiply the binary conter	
00000			Address	Instruction	Operands
<b>∳</b>		MBSL()	00000	LD	00000
		DM 0000 DM 0020	00001	MBSL()	DM 0000
		LR 01			DM 0020
					LR 01
<b>X</b> R+3: LR 04 F F F F	0 Mr F	0 0 8 7 9 +1: DM 0021 Mr: DI F F 0 A 8	M 0020 1 2 -	(555,320 (-1,005,3 - (-55,840	550)

Flags

**Operand Data Areas** 

# 2-12-17 SIGNED BINARY DIVIDE – DBS(----)

Lad	der Symt	ools	Dd: Dividend word
 DBS(—)		@DBS()	IR, SR, AR, DM, EM, TIM/CNT, LR, #
		0( )	Dr: Divisor word
Dd		Dd	IR, SR, AR, DM, EM, TIM/CNT, LR, #
Dr		Dr	R: First result word
R		R	IR, SR, AR, DM, EM, LR

Limitations DM 6143 to DM 6655 cannot be used for R.

DBS(—) divides the signed binary content of Dd by the signed binary content of Dr, and outputs the 8-digit signed binary result to R+1 and R. The quotient is placed in R, and the remainder is placed in R+1.



ER: Dr contains 0. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

- EQ: ON when the content of R (the quotient) is 0000, otherwise OFF.
- N: ON when the leftmost bit of the result is 1.

Example In the following example, DBS(—) is used to divide the signed binary contents of DM 0010 with the signed binary contents of DM 0020 and output the result to LR 21 and LR 02.



Remainder (-6) Quotient (-336)

Remainder (-4)

# 

Ladder Symbols

								. I D
					IR, SR	, AR, DM, EN	Л, TIM/CNT	, LIX
	DBSL()		@DB	SL()	Dr:	First divisor v	word (binary	/)
	Dd			d	IR, SR	, AR, DM, EN	Л, TIM/CNT	, LR
	Dr			Dr		R: First resu		·
	R		F	२	IF	R, SR, AR, DI		
Limitations			must be in t ust be in the		e data area, a ata area	is must Dr a	nd Dr+1.	
			M 6655 can					
Description	32-bit s result t	signed b o R+3 t	oinary data i	n Dr+1 a he quotie	t) signed bina and Dr, and ou ent is placed ir	itputs the 16	-digit sign	ed binary
			Remainder		Quo	otient		
		R+3	R+2		R+1	R		
				\ _		1		
Flags	Dr ER:	Dr+1	Dr and Dr cont ctly address		Dd+1 DM word is no	Dd		
Flags Example	ER: EQ: N: In the f of DM	Dr+1 Indire (Cont has b ON w ON w ollowing 0001 a	and Dr cont ctly address ent of *EM/ <sup>;</sup> een exceed hen the con hen the leftr g example, [ and DM 000	ed EM/I *DM wor ed.) tent of R nost bit DBSL(	DM word is no rd is not BCD +1 and R (the of the result is ) is used to di ne signed bir	on-existent. , or the EM/ e quotient) is s 1. vide the signary content	s 0, otherw ned binary	vise OFF.
	ER: EQ: N: In the f of DM	Dr+1 Indire (Cont has b ON w ON w ollowing 0001 a	and Dr cont ctly address ent of *EM/ <sup>;</sup> een exceed hen the con hen the leftr g example, [ and DM 000	ed EM/I *DM wor ed.) tent of R nost bit DBSL(	DM word is no rd is not BCD +1 and R (the of the result is ) is used to di	on-existent. , or the EM/ e quotient) is s 1. vide the signary content	s 0, otherw ned binary s of DM (	vise OFF. contents 0021 and
	ER: EQ: N: In the f of DM	Dr+1 Indire (Cont has b ON w ON w ollowing 0001 a	and Dr cont ctly address ent of *EM/ <sup>2</sup> een exceed hen the con hen the leftr g example, I and DM 000 output the r	ed EM/[ *DM wored.) tent of R nost bit DBSL(	DM word is nor rd is not BCD +1 and R (the of the result is ) is used to di he signed bir LR 24 throug Address	on-existent. , or the EM/ e quotient) is s 1. vide the signary content h LR 01. Instruction	s 0, otherw ned binary	vise OFF. contents 0021 and
Example	ER: EQ: N: In the f of DM	Dr+1 Indire (Cont has b ON w ON w ollowing 0001 a	and Dr cont ctly address ent of *EM/ <sup>;</sup> een exceed hen the con hen the leftr g example, [ and DM 000	ed EM/[ *DM wored.) tent of R nost bit ( DBSL(	DM word is no rd is not BCD +1 and R (the of the result is ) is used to di ne signed bir LR 24 throug	on-existent. , or the EM/ e quotient) is s 1. vide the sign hary content h LR 01.	s 0, otherw ned binary s of DM (	vise OFF. contents 0021 and
	ER: EQ: N: In the f of DM	Dr+1 Indire (Cont has b ON w ON w ollowing 0001 a	and Dr cont ctly address ent of *EM/ <sup>2</sup> een exceed hen the con hen the leftr g example, I and DM 000 output the r	ed EM/[ *DM wored.) tent of R most bit ( DBSL(	DM word is not rd is not BCD +1 and R (the of the result is ) is used to di he signed bir LR 24 throug Address 00000	on-existent. , or the EM/ e quotient) is s 1. ivide the sign ary content h LR 01. Instruction LD	s 0, otherw ned binary s of DM (	vise OFF. contents 0021 and

Quotient (-336)

# **Operand Data Areas**

Dd: First dividend word (binary)

# 2-13 Table Data Processing Instructions

# 2-13-1 FIND MAXIMUM – MAX(-----)

# Ladder Symbols

MAX(—)	 @MAX(—)
С	С
R <sub>1</sub>	R <sub>1</sub>
D	D

### **Operand Data Areas**

C: Control data	
IR, SR, AR, DM, EM, TIM/CNT, LR, #	
<b>R</b> <sub>1</sub> : First word in range	
IR, SR, AR, DM, EM, TIM/CNT, LR	
D: Destination word	
IR, SR, AR, DM, EM, LR	

### Limitations

N must be BCD between 0001 to 9999. R<sub>1</sub> and R<sub>1</sub>+N–1 must be in the same data area. DM 6144 to DM 6655 cannot be used for D.

Description

When the execution condition is OFF, MAX(—) is not executed. When the execution condition is ON, MAX(—) searches the range of memory from  $R_1$  to  $R_1+N-1$  for the address that contains the maximum value and outputs the maxi-

mum value to the destination word (D). If bit 15 of C is ON, MAX(—) identifies the address of the word containing the maximum value in D+1. The address is identified differently for the DM area:

- 1, 2, 3...1. For an address in the DM area, the word address is written to C+1. For example, if the address containing the maximum value is DM 0114, then #0114 is written in D+1.
  - 2. For an address in another data area, the number of addresses from the beginning of the search is written to D+1. For example, if the address containing the maximum value is IR 214 and the first word in the search range is IR 014, then #0200 is written in D+1.

If bit 14 of C is ON and more than one address contains the same maximum value, the position of the lowest of the addresses will be output to D+1. The position will be output as the DM address for the DM area, but as an absolute position relative to the first word in the range for all other areas.

The number of words within the range (N) is contained in the 3 rightmost digits of C, which must be BCD between 001 and 999.

When bit 15 of C is OFF, data within the range is treated as unsigned binary and when it is ON the data is treated as signed binary.



# <u>∕!</u>∖Caution

If bit 14 of C is ON, values above #8000 are treated as negative numbers, so the results will differ depending on the specified data type. Be sure that the correct data type is specified.

Flags

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

 $R_1$  and  $R_1+N-1$  are not in the same data area.

- ON when the maximum value is #0000. EQ:
- N: ON when the leftmost bit of the result is 1.

# 2-13-2 FIND MINIMUM – MIN(—)

Ladder Symbols		ler Symbols	<b>Operand Data Areas</b>
[	MIN(—)	@MIN(—)	C: Control data
			IR, SR, AR, DM, EM, TIM/CNT, LR, #
	С	С	<b>R</b> <sub>1</sub> : First word in range
	R <sub>1</sub>	R <sub>1</sub>	IR, SR, AR, DM, EM, TIM/CNT, LR
	D	D	D: Destination word
			IR, SR, AR, DM, EM, LR
Limitations		DM 6144 to DM 6655	be in the same data area. cannot be used for D.
Description		tion condition is ON, M for the address that co to the destination wor If bit 15 of C is ON, M	ondition is OFF, MIN(—) is not executed. When the execu- /IIN(—) searches the range of memory from $R_1$ to $R_1$ +N-1 ontains the minimum value and outputs the minimum value rd (D). /IIN(—) identifies the address of the word containing the 1. The address is identified differently for the DM area:
	<i>1, 2, 3.</i>	ample, if the addre is written in D+1. 2. For an address in ginning of the sea ing the minimum IR 014, then #020 If bit 14 of C is ON and ue, the position of the will be output as the D relative to the first wo The number of words C, which must be BC	the DM area, the word address is written to C+1. For ex- ess containing the minimum value is DM 0114, then #0114 another data area, the number of addresses from the be- arch is written to D+1. For example, if the address contain- value is IR 214 and the first word in the search range is 20 is written in D+1. d more than one address contains the same minimum val- lowest of the addresses will be output to D+1. The position DM address for the DM area, but as an absolute position rd in the range for all other areas. within the range (N) is contained in the 3 rightmost digits of D between 001 and 999.

When bit 15 of C is OFF, data within the range is treated as unsigned binary and when it is ON the data is treated as signed binary.



Flags

Limitations

Description

<u>(</u> Caution	results	4 of C is ON, values above #8000 are treated as negative numbers, so the swill differ depending on the specified data type. Be sure that the correct ype is specified.
	ER:	Indirectly addressed EM/DM word is non-existent. (Content of $*EM/*DM$ word is not BCD, or the EM/DM area boundary has been exceeded.) R <sub>1</sub> and R <sub>1</sub> +N-1 are not in the same data area.

- **EQ:** ON when the minimum value is #0000.
- N: ON when the leftmost bit of the result is 1.

# 2-14 Special Math Instructions

# 

# APR(--) @APR(--) C C S S D D

Ladder Symbols

C: Control word and linear data table
IR, SR, AR, DM, EM, TIM/CNT, LR
S: Input data source word

IR, SR, AR, DM, EM, TIM/CNT, LR

D: Starting result destination word IR, SR, AR, DM, EM, IM/CNT, LR

**Operand Data Areas** 

APR(—) is supported by the CS1W-HCP22 and CS1W-HCA22 only. DM 6144 to DM 6655 cannot be used for D.

When the execution condition is OFF, APR(—) is not executed. When the execution condition is ON, APR(—) computes f(x) of the linear function entered as a point table beginning at word C and outputs the result to D (rightmost digits) and D+1 (leftmost digits). The function is a series of line segments (which can approximate a curve). The input data (a 4-digit hexadecimal value), x, is specified by S or specified as the present value of a high-speed counter. The specification is made in the control word, C, described below. The linear data table consists of points (X, Y), where each X is a 4-digit hexadecimal value and each Y is an 8-digit hexadecimal value. The structure of the linear data table is given below.

Assuming that the input data, x, is between first  $X_n$  and  $X_{n+1}$ , the result output to D and D+1 is calculated using the following formula:

Result =  $Y_n + [(Y_{n+1} - Y_n)/(X_{n+1} - X_n) \times {(Input data) - X_n}]$ 

Word C+1 is the first word of the continuous block of memory containing the linear data table. The content of word C specifies the number of line segments in the approximation, and the source of the input data. Bits 00 to 07 contain the number of line segments less 1, m–1, as a hexadecimal value (256 points maximum). Bits 08 to 11 specify the source of the input data, i.e., as the contents of a word in memory or as the present value of one of the high-speed counters.



89

The coordinates of the m+1 points, which define m line segments, are entered in a linear data table beginning from C+1 as shown below. Enter all coordinates in hexadecimal form.  $X_0$  is always 0000, and does not have to be entered.



**Note** When inputting the PV of a high-speed counter, the rightmost 16 bits of the most recent counter PV is used as the input data.

FlagsER:Indirectly addressed EM/DM word is non-existent.<br/>(Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary<br/>has been exceeded.)<br/>C bits 08 to 15 contain a value other than 10, 11, or 12.<br/>The linear approximation data is incorrect.<br/>The input data is not in the linear data table.EQ:The result is 0000 0000.<br/>N:ON when the leftmost bit of the result is 1.ExampleThe following example demonstrates the construction of a linear approximation<br/>with 12 line segments. The block of data is continuous, as it must be, from

DM 0000 to DM 0039 (C to C +  $(3 \times 12 + 3)$ ). The input data is taken from IR 010, and the result is output to IR 011 and IR 012.



In this case, the input data word, IR 010, contains #0014, and f(0014) =#004E74DD is output to D and D+1, IR 011 and IR 012.



# 2-14-2 BIT COUNTER – BCNT(67)

 Ladder Symbols

 BCNT(67)
 @BCNT(67)

 N
 N

 SB
 SB

 R
 R

N: Number of words (BCD)	
IR, SR, AR, DM, EM, TIM/CNT, LR, #	
SB: Source beginning word	
IR, SR, AR, DM, EM, TIM/CNT, LR	
R: Destination word	
IR, SR, AR, DM, EM, TIM/CNT, LR	

Limitations	N cannot be 0. DM 6144 to DM 6655 cannot be used for R.	
Description	When the execution condition is OFF, BCNT(67) is not executed. When the execution condition is ON, BCNT(67) counts the total number of bits that are ON in all words between SB and SB+(N–1) and places the result in R.	
Flags	ER:	N is not BCD, or N is 0; SB and SB+(N–1) are not in the same area. The resulting count value exceeds 9999. Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
	EQ:	ON when the result is 0.

# 2-15 Logic Instructions

# 2-15-1 COMPLEMENT - COM(29)



### **Operand Data Areas**
#### Flags

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- EQ: ON when the result is 0.
- N: ON when the leftmost bit of R is 1.

# 2-15-2 LOGICAL AND – ANDW(34)

#### **Operand Data Areas**



#### Limitations

Description

Example

DM 6144 to DM 6655 cannot be used for R.

When the execution condition is OFF, ANDW(34) is not executed. When the execution condition is ON, ANDW(34) logically AND's the contents of I1 and I2 bit-by-bit and places the result in R.

R

Flags

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- EQ: ON when the result is 0.
- N: ON when the leftmost bit of R is 1.

# 2-15-3 LOGICAL OR - ORW(35)

Ladder Symbols						
	ORW(35)	]	@ORW(35)			
	11		11			
	12		12			
	R		R			

#### **Operand Data Areas**



#### Limitations

Description

Example



When the execution condition is OFF, ORW(35) is not executed. When the execution condition is ON, ORW(35) logically OR's the contents of I1 and I2 bitby-bit and places the result in R.



Flags

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- EQ: ON when the result is 0.
- **N:** ON when the leftmost bit of R is 1.

# 2-15-4 EXCLUSIVE OR - XORW(36)

#### **Operand Data Areas**

Ladder Symbols				[11: Input 1
				IR, SR, AR, DM, EM, TIM/CNT, LR, #
	XORW(36)		@XORW(36)	<b>I2</b> : Input 2
	l1		11	IR, SR, AR, DM, EM, TIM/CNT, LR, #
	12		12	R: Result word
	R		R	IR, SR, AR, DM, EM, LR

#### Limitations

Description

DM 6144 to DM 6655 cannot be used for R.

When the execution condition is OFF, XORW(36) is not executed. When the execution condition is ON, XORW(36) exclusively OR's the contents of I1 and I2 bit-by-bit and places the result in R.

Example



#### Flags

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
  - EQ: ON when the result is 0.
  - N: ON when the leftmost bit of R is 1.

# 2-15-5 EXCLUSIVE NOR – XNRW(37)

#### **Operand Data Areas**



#### Limitations

Description

DM 6144 to DM 6655 cannot be used for R.

When the execution condition is OFF, XNRW(37) is not executed. When the execution condition is ON, XNRW(37) exclusively NOR's the contents of I1 and I2 bit-by-bit and places the result in R.



Flags
-------

- ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
- **EQ**: ON when the result is 0.
- **N:** ON when the leftmost bit of R is 1.

# 2-16 Increment/Decrement Instructions

# 2-16-1 BCD INCREMENT - INC(38)

# Ladder Symbols Operand Data Areas INC(38) @INC(38) Wd Wd

#### Limitations

DM 6144 to DM 6655 cannot be used for Wd.

Description	When the execution condition is OFF, INC(38) is not executed. When the execu- tion condition is ON, INC(38) increments Wd, without affecting Carry (CY).	
Precautions	The content of Wd will be incremented every cycle if the undifferentiated form of INC(38) is used. Use the differentiated form (@INC(38)) or combine INC(38) with DIFU(13) or DIFD(14) to increment Wd just once.	
(Content of *EN		Wd is not BCD Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
	EQ:	ON when the incremented result is 0.

# 2-16-2 BCD DECREMENT – DEC(39)

	Lado	der Symbols	<b>Operand Data Areas</b>	
	DEC(39) Wd	@DEC(39) Wd	Wd: Decrement word (BCD)	
Limitations	DM 6144	to DM 6655 cannot be use	d for Wd.	
Description	When the execution condition is OFF, DEC(39) is not executed. When the execution condition is ON, DEC(39) decrements Wd, without affecting CY. DEC(39) works the same way as INC(38) except that it decrements the value instead of incrementing it.			
Precautions	The content of Wd will be decremented every cycle if the undifferentiated form of DEC(39) is used. Use the differentiated form (@DEC(39)) or combine DEC(39) with DIFU(13) or DIFD(14) to decrement Wd just once.			
Flags	lr (( h	Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)		
		ON when the decremented r	esuit is 0.	

# 2-17 Subroutine Instructions

Subroutines break large control tasks into smaller ones and enable you to reuse a given set of instructions. When the main program calls a subroutine, control is transferred to the subroutine and the subroutine instructions are executed. The instructions within a subroutine are written in the same way as main program code. When all the subroutine instructions have been executed, control returns to the main program to the point just after the point from which the subroutine was entered (unless otherwise specified in the subroutine).

# 2-17-1 SUBROUTINE ENTER - SBS(91)

**Definer Data Areas** 



N: Subroutine number



Subroutine numbers 100 to 199 are used for dummy subroutines to start external interrupt tasks in the CPU Unit when executing MCRO (99). Do not use subroutine numbers 100 to 199 for normal subroutines.

#### Description

A subroutine can be executed by placing SBS(91) in the main program at the point where the subroutine is desired. The subroutine number used in SBS(91) indicates the desired subroutine. When SBS(91) is executed (i.e., when the execution condition for it is ON), the instructions between the SBN(92) with the same subroutine number and the first RET(93) after it are executed before execution returns to the instruction following the SBS(91) that made the call.



SBS(91) may be used as many times as desired in the program, i.e., the same subroutine may be called from different places in the program).

SBS(91) may also be placed into a subroutine to shift program execution from one subroutine to another, i.e., subroutines may be nested. When the second subroutine has been completed (i.e., RET(93) has been reached), program execution returns to the original subroutine which is then completed before returning to the main program. Nesting is possible to up to sixteen levels. A subroutine cannot call itself (e.g., SBS(91) 000 cannot be programmed within the subroutine defined with SBN(92) 000). The following diagram illustrates two levels of nesting.



А SBS(91) 000 → B → C Δ В Main program SBS(91) 001 С SBN(92) 000 Α D **RET(93)** SBN(92) 001 Subroutines Е **RET(93)** END(01)

The following diagram illustrates program execution flow for various execution conditions for two SBS(91).



Flags

ER: A subroutine does not exist for the specified subroutine number. A subroutine has called itself.

An active subroutine has been called.

An illegal subroutine number has been used (i.e., 050 to 099 or 200 or higher).

Note Subroutine numbers 100 to 199 are used for dummy subroutines to start external interrupt tasks in the CPU Unit when executing MCRO (99). Do not use subroutine numbers 100 to 199 for normal subroutines.

used to mark the end. Each subroutine is identified with a subroutine number, N, that is programmed as a definer for SBN(92). This same subroutine number is

/!\ Caution SBS(91) will not be executed and the subroutine will not be called when ER is ON.

# 2-17-2 SUBROUTINE DEFINE and RETURN – SBN(92)/RET(93)

Ladder Symbols **Definer Data Areas** N: Subroutine number SBN(92) N 000 to 049 or 100 to 199 **RET(93)** Limitations Each subroutine number can be used in SBN(92) only once. Description SBN(92) is used to mark the beginning of a subroutine program; RET(93) is

**Operand Data Areas** 

used in any SBS(91) that calls the subroutine (see 2-17-1 SUBROUTINE ENTER – SBS(91)). No subroutine number is required with RET(93).
 All subroutines must be programmed at the end of the main program. When one or more subroutines have been programmed, the main program will be executed up to the first SBN(92) before returning to address 00000 for the next cycle. Subroutines will not be executed unless called by SBS(91).
 END(01) must be placed at the end of the last subroutine program, i.e., after the last RET(93). It is not required at any other point in the program.
 Precautions
 If SBN(92) is mistakenly placed in the main program, it will inhibit program execution past that point, i.e., program execution will return to the beginning when SBN(92) is encountered.
 If either DIFU(13) or DIFU(14) is placed within a subroutine, the operand bit will not be turned OFF until the next time the subroutine is executed, i.e., the operand bit may stay ON longer than one cycle.

Flags There are no flags directly affected by these instructions.

# 2-17-3 MACRO - MCRO(99)

# N MCRO(99) @MCRO(99) N 000 to 049 or 100 to 199 I1 N I1 I1 O1 O1

Limitations	DM 6144 to DM 6655 cannot be used for O1.
Description	MCRO(99) has two different functions: A normal macro function and external in- terrupt execution.
	Normal Macro Function (N = 000 to 049) MCRO(99) allows a single subroutine to replace several subroutines that have identical structure but different operands. There are 5 input words, SR 220 to SR 224, and 5 output words, SR 225 to SR 229, allocated to MCRO(99). These 10 words are used in the subroutine and take their contents from I1 to I1+4 and O1 to O1+4 when the subroutine is executed.
	When the execution condition is OFF, MCRO(99) is not executed. When the execution condition is ON, MCRO(99) copies the contents of I1 to I1+4 to SR 220 to SR 224, copies the contents of O1 to O1+4 to SR 225 to SR 229, and then calls and executes the subroutine specified in N. When the subroutine is completed, the contents of SR 225 through SR 229 are then transferred back to O1 to O1+4 before MCRO(99) is completed.

The macro function allows a single subroutine (programming pattern) to be used by simply changing the I/O words. A number of similar program sections can be managed with just one subroutine, thereby greatly reducing the number of steps in the program and making the program easier to understand.

When a macro is used, the program can be simplified as shown below.



#### External Interrupt Task Execution (N = 100 to 199)

MCRO(99) can also be used to execute an external interrupt task in the CPU Unit. To do this, set N to 100 + the external interrupt task number and set I1 and O1 to 000.

To use a macro, call a subroutine by means of the MACRO instruction, MCRO(99), as shown below, instead of SBS(91) (SUBROUTINE ENTRY).

<b>↓</b>	MCRO(99)
	Subroutine No
	First input word
	First output word

When MCRO(99) is executed, operation will proceed as follows:

- *1, 2, 3...* 1. The contents of the five consecutive words beginning with the first input word will be transferred to SR 220 through SR 224.
  - 2. The specified subroutine will be executed until RET(93) (Subroutine Return) is executed.
  - 3. The contents of SR 225 through SR 229 will be transferred to the five consecutive words beginning with the first output word.
  - 4. MCRO(99) will then be finished.

#### Using Normal Macros

When MCRO(99) is executed, the same instruction pattern can be used as needed simply by changing the first input word and the first output word. The following restrictions apply when the macro function is used. • The only words that can be used for each execution of the macro are the five consecutive words beginning with the first input word number (for input) and the five consecutive words beginning with the first output word (for output). • The specified inputs and outputs must correctly correspond to the words used in the subroutine. Even when the direct output method is used for outputs, subroutine results will be actually reflected in the specified output words only when the subroutine has been completed (step 3 above). Note SR 220 to SR 224 and SR 225 to SR 229 can be used as work bits when MCRO(99) is not used. The first input word and the first output word can be specified not only with I/O bits, but also with other bits (such as work bits) or with DM words. Subroutines called by MCRO(99) are defined by SBN(92) and RET(93), just as are ordinary subroutines. MCRO(99) can also be used to execute external interrupt tasks 0 to 99 in the Executing External Interrupt Tasks CPU Unit. To do this, set N to 100 + the external interrupt task number and set I1 and O1 to 000. The interrupt will be written to the CPU Unit interface area and then the Equals Flag will be turned ON. The subroutine program to be executed for the interrupt task must be programmed in the CPU Unit in advance. 1. Always program a dummy subroutine program for the specified interrupt Note number. If a dummy subroutine is not programmed, a program error will occur attempting to transfer the program from the Programming Device, preventing the program from being transferred. 2. CPU Unit interrupt task 001 is the power interruption task. Interrupt tasks 002 and 003 are then scheduled interrupt tasks. If these interrupt tasks are specified for executing using MCRO(99), they will be executed along with any other external interrupt tasks assigned the same numbers. The following precautions must be observed in doing this. When external interrupt task 001 is executed using MCRO(99), set the PC Setup in the CPU Unit to disable the power interruption task so that both the external interrupt from the Customizable Counter Unit and the power interrupt in the CPU will not be processed. When external interrupt task 002 or 003 is executed using MCRO(99), program the CPU Unit so that both the scheduled interrupt and the external interrupt from the Customizable Counter Unit are not processed at the same time. Refer to the CS1 Series Programmable Controller Programming Manual for details on interrupt tasks. Flags ER: A subroutine does not exist for the specified subroutine number. An operand has exceeded a data area boundary. Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.) A subroutine has called itself. An active subroutine has been called. EQ: ON when N is between 100 and 199 to designate an external interrupt task and the CPU Unit has been notified of the external interrupt task number.

#### Examples

#### **Normal Macro Function**

- *1, 2, 3...* 1. In the following program section, the subroutine will be executed when IR 00000 turns ON.
  - 2. The contents of DM 0010 to DM 0014 will be transferred to SR 220 to SR 224.
  - 3. The specified subroutine will be executed.
  - 4. The contents of SR 225 through SR 229 will be transferred to DM 0020 to DM 0024



#### External Interrupt Task Execution

When IR 00001 turns ON in the following example, execution of external interrupt 10 will start in the CPU Unit. IR 00100 will be turned ON when execution has started.



**Operand Data Areas** 

# 2-18 Interrupt Control Instructions

# 2-18-1 INTERRUPT CONTROL – INT(89)

Lad	lder Symb	ools	CC: Control code
	]]		# (000 to 003, 100, or 200)
INT(89)		@INT(89)	000: No function
CC		CC	# (000)
000		000	D: Control data
D		D	IR, SR, AR, DM, EM, TIM/CNT, LR, #

Limitations

Description

DM 6644 to DM 6655 cannot be used for D when CC=002.

When the execution condition is OFF, INT(89) is not executed. When the execution condition is ON, INT(89) is used to control interrupts and performs one of the six functions shown in the following table depending on the value of CC.

INT(89) function	CC
Mask/unmask input interrupts	000
Clear input interrupts	001
Read current mask status	002
Renew counter SV	003
Mask all interrupts	100
Unmask all interrupts	200

Mask/Unmask I/O Interrupts (CC=000)

This function is used to mask and unmask I/O interrupt inputs 00000 to 00003. Masked inputs are recorded, but ignored. When an input is masked, the interrupt program for it will be run as soon as the bit is unmasked (unless it is cleared beforehand by executing INT(89) with CC=001).

Set the corresponding bit in D to 0 or 1 to unmask or mask an I/O interrupt input. Bits 00 to 03 correspond to 00000 to 00003. Bits 04 to 15 should be set to 0.



# Clear I/O Interrupts (CC=001)

This function is used to clear I/O interrupt inputs 00000 to 00003. Since interrupt inputs are recorded, masked interrupts will be serviced after the mask is removed unless they are cleared first.

Set the corresponding bit in D to 1 to clear an I/O interrupt input. Bits 00 to 03 correspond to 00000 to 00003. Bits 04 to 15 should be set to 0.



00000 maske	nction is used to write the current mask status for I/O interrupt inputs to 00003 to word D. The corresponding bit will be ON if the input is d. (Bits 00 to 03 correspond to 00000 to 00003.) bits: 3 2 1 0 Interrupt input 00000 (0: not masked, 1: masked) Interrupt input 00001 (0: not masked, 1: masked) Interrupt input 00002 (0: not masked, 1: masked)
	Interrupt input 00003 (0: not masked, 1: masked)
00003	nction is used to renew the counter SV for I/O interrupt inputs 00000 to to word D. Set the corresponding bit in D to 1 in order to renew the input's r SV. (Bits 00 to 03 correspond to 00000 to 00003.)
Word D	bits: 3 2 1 0 Interrupt input 00000 counter SV (0: Change, 1: Don't change) Interrupt input 00001 counter SV (0: Change, 1: Don't change) Interrupt input 00002 counter SV (0: Change, 1: Don't change) Interrupt input 00003 counter SV (0: Change, 1: Don't change) Interrupt input 00003 counter SV (0: Change, 1: Don't change)
This function is used to mask or unmask all interrupt processing. Masked inputs are recorded, but ignored. The control data, D, is not used for this function. Set D to #0000.	
ER:	Indirectly addressed EM/DM word is non-existent. (Content of *EM/*DM word is not BCD, or the EM/DM area boundary has been exceeded.)
	CC=100 or 200 while an interrupt program was being executed.
	CC=100 when all inputs were already masked.
	CC=200 when all inputs were already unmasked.
	00000 masked Word D This fun 00003 counter Word D This fun are rec to #000

CC and/or D are not within specified values.

# 2-18-2 INTERVAL TIMER – STIM(69)

#### Ladder Symbols

 STIM(69)	 @STIM(69)
C1	C1
C2	C2
C3	C3

#### **Operand Data Areas**

C1: Control data #1
000 to 003, 006, 010 to 012
C2: Control data #2
C1=000 to 003: IR, SR, AR, DM, EM, TIM/CNT, LR, # C1=006: IR, SR, AR, DM, EM, TIM/CNT, LR C1=010: 000 C1=011, 012: 000 or 001
C3: Control data #3
C1=000, 003: IR, SR, AR, DM, EM, TIM/CNT, LR, # C1=006: IR, SR, AR, DM, EM, TIM/CNT, LR C1=010: 000; C1=001, 002, 011, 012: 000 to 003

#### Limitations

Pulse output functions are supported by the CS1W-HCP22 only. (Interval timer functions are supported by all Customizable Counter Units.)

**Note** 1. The pulse output mode must be set in the Unit Setup Area to one-shot pulse outputs to enable one-shot pulse outputs or to output pulse counter timing to

enable output pulse counter timing. The Error Flag (SR 25503) will turn ON if the wrong mode is set.

2. The following settings cannot be made from the CX-Programmer. To make these settings, transfer the program to the Customizable Counter Unit and then use the Programming Console to adjust the final settings.

C1 = 011 or 012 C2 = 001

C3 = 001 to 003

Description

STIM(69) is used both to control interval timers and to control pulse output ports. The value of C1 determines the overall function of STIM(69).

000: One-shot interrupt timer start

- 001: One-shot pulse output 1 (CS1W-HCP22 only)
- 002: One-shot pulse output 2 (CS1W-HCP22 only)
- 003: Scheduled interrupt timer start
- 006: Timer PV read
- 010: Timer stop
- 011: Start/stop output pulse counter 1 timer (CS1W-HCP22 only)
- 012: Start/stop output pulse counter 2 timer (CS1W-HCP22 only)

# <u>One-shot Interrupt Timer (C1 = 000) and Scheduled Interrupt Timer (C1 = 003)</u>

Set C1=000 to start the interval timer to activate a one-shot interrupt. Set C1=003 to start scheduled interrupts using the interval timer.

C2 specifies the timer's SV and can be a constant or the first of two words containing the SV. The settings are slightly different depending on the method used.

If C2 is a constant, it specifies the initial value of the decrementing counter (BCD, 0005 to 0100). The decrementing time interval is 0.1 ms, i.e., the set value is from 0.5 to 10.0 ms.

If C2 is a word address, C2 specifies the initial value of the decrementing counter (BCD, 0001 to 9999), and C2+1 specifies the decrementing time interval (BCD, 0005 to 0100) in units of 0.1 ms. The decrementing time interval can thus be 0.5 to 10.0 ms.

C3 specifies subroutine number 0000 to 0049 BCD.

**Note** The time required from interval timer startup to time-up is as follows: (the content of C2) × (the content of C2+1) × 0.1 ms = 0.5 to 99,990 ms

#### One-shot Pulse Outputs 1 and 2 (C1 = 001 or 002)

If C1 = 001 or 002, a one-shot output will be produced. C2 will specify the ON time between 0001 and 9999 BCD, with the time unit specified in C3 as follows:

- 000: 0.1 ms
- 001: 0.01 ms
- 002: 0.1 ms
- 003: 1 ms
- Note 1. Once started, pulse output will be performed for the specified time. The differentiated version of STIM(69) should thus be used for one-shot pulse outputs.
  - 2. STIM(69) will be ignored if it is executed for one-shot pulse output when a previous one-shot pulse output has not been completed.
  - 3. The Pulse Output Flag (AR 1817 or AR 1815) will turn ON during pulse output.

#### Timer PV Read (C1 = 006)

If C1 = 006, the present value of the interval timer for one-shot output or scheduled interrupts is read.

C2 specifies the first of two destination words that will receive the timer's PV. C2 will receive the number of times the decrementing counter has been decrem-

ented in hexadecimal and C2+1 will receive the decrementing time interval (BCD in 0.1 ms units).

C3 specifies the destination word that will receive the time which has elapsed since the last time the timer was decremented (BCD in 0.1 ms units).

**Note** The time that has elapsed since the timer was started is computed as follows: (Content of C2) × (Content of C2 + 1) + (Content of C3) × 0.1 ms

#### <u>Timer Stop (C1 = 010)</u>

If C1 = 010, the interval timer for one-shot output or scheduled interrupts will be stopped.

C2 and C3 have no function and should both be set to 000.

**Note** The time stop designation does not work for one-shot pulse output or output pulse counter timing.

#### Output Pulse Counter 1 or 2 Timer (C1 = 011 or 012)

If C1 is 011 or 012, timing by counting the number of output pulses will be started or stopped.

C2 is set to 000 to start timing and to 001 to stop timing.

C3 specified the time unit as follows:

- 000: 0.1 ms
- 001: 0.01 ms
- 002: 0.1 ms
- 003: 1 ms
- **Note** 1. Once started, output pulse counter timing will be performed until it is stopped (by setting C2 to 001). The differentiated version of STIM(69) should thus be used for output pulse counter timing.
  - 2. Timing will be restarted if STIM(69) is executed to start output pulse counter timing when output pulse counter timing has already been started.
  - **ER:** A control data setting is not within range, e.g., C1 is not 001 to 003, 006, or 010 to 012.

The Unit is not set in the correct pulse output mode.

C1 = 001, 002, 011, or 012 was specified for the CS1W-HIO01 or CS1W-HCA22.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

A data area boundary has been exceeded.

Flags

# 2-19 High-Speed Counter/Pulse Output Instructions

# 2-19-1 SET PULSES - PULS(65)

# Ladder Symbols

 PULS(65)	 @PULS(65)
Р	Р
D	D
Ν	N

P: Port specifier
001, 002
D: Pulse type designation
000 to 002
N: First word containing pulse parameters
IR, SR, AR, DM, EM, LR

**Operand Data Areas** 

Limitations			pported by the CS1W-HCP22 only. PULS(65) will grammed in any other Customizable Counter Unit.
		N to N+3 must be in the sam	e data area.
		DM 6143 to DM 6655 cannot	be used for N.
Description			ndependent mode positioning or for electronic cam eration performed by PULS(65) is determined by up Area.
	Note		des can be set in the Unit Setup Area: Relative se, absolute ring pulse, or electronic cam (absolute
		<ol> <li>PULS(65) can be used to on both ports.</li> </ol>	o independently and simultaneously output pulses
			tiated version (@PULS(65)) of the instruction. It is e instruction execution condition ON to complete
		Independent Mode Position	ning
			tioning, PULS(65) is used to set parameters for later in the program using SPED(64) or ACC(—).
		DM 6614) in the Unit Setup A	sitioning, set the pulse output mode (DM 6613 and vrea to one of the following modes: Relative pulse output, or ring absolute pulse output.
			S(65) is used both to set the number and frequency ally output pulses according to the settings.
			lectronic cam mode, set the pulse output mode he Unit Setup Area to the electronic cam mode.
Port Specifier (P)		The port specifier indicates the pulse output location. (For independent mode positioning, the parameters set in D and N will apply to the next SPED(64) or ACC(—) instruction in which the same port output location is specified.)	
		Pulse output location	Р

Pulse output location	Р
Pulse output 1	001
Pulse output 2	002

Pulse Type Designation (D)	D specifies the type of pulses that are output as follows:	
	Pulse output location	Р
	Relative	000
	Absolute (linear or ring)	001
	Electronic cam mode (absolute positioning)	002
Note	The type of pulses set here n (DM 6613 and DM 6614) in	nust agree with the setting of the pulse output mode the Unit Setup Area.
Number of Pulses (N and N+1)		er of pulses for relative pulse output or the absolute ulse or electronic cam mode output in 8 digit hexa-
	Number of puls	Leftmost 4 digits Rightmost 4 digits es: N+1 N
	The setting range depends of	on the mode as follows:
	Mode	Р
	Relative pulse output	0000 0000 to FFFF FFFF
	Linear absolute pulse output	8000 0000 to 7FFF FFFF
	Ring absolute pulse output	0000 0000 to ring set value
	Electronic cam mode (abso- lute positioning)	8000 0000 to 7FFF FFFF
Pulse Output Frequency (N+2 and N+3)		se output frequency for electronic cam mode output used only when $D = 002$ . It is ignored for other set-
	Number of puls	Leftmost 4 digits Rightmost 4 digits es: N+1 N
	The setting range is 0000 00	001 to 0020 000 in hertz (1 Hz to 200 kHz).
Note	mizable Counter Unit Operation cy setting is actually possible Error Flag (SR 25503) will tu frequency less than the lowe output at the lowest supported	stricted by the clock frequency. Refer to the <i>Custo- tion Manual</i> for details and be sure that the frequen- e. If the supported setting range is exceeded, the rn ON and the instruction will not be executed. If a est supported frequency is specified, pulses will be d frequency. (If 0000 0000 is set, PULS(65) will be rrent status of any previous PULS(65) instructions I not change.)
Execution	output pulses as follows:	is calculated from the specification of the number of
	Absolute pulse output:	pecified number of pulses Current position – Specified number of pulses
	Independent Mode Positio	
	•	be output will be used even if SPED(64) is used to during operation. (The number of pulses cannot be
	When performing linear abs same as the current position, tion will not be set. In this ca Electronic Cam Mode (Abs	solute pulse output and the target position is the PULS(65) will not be executed and the target posi- se, the Equals Flag (SR 25506) will remain OFF. solute Positioning) vill be as follows for electronic cam mode position-

Present position < Designated position: Clockwise Present position > Designated position: Counterclockwise

Present position = Designated position: No movement

Pulse output will be stopped immediately for electronic cam mode positioning: 1) when pulse output is stopped using INI(61) (C1 = 003), 2) the specified number of pulses have been output, or 3) the Customizable Counter Unit mode is changed to PROGRAM mode.

The target position and output frequency will be updated if PULS(65) is executed for electronic cam mode positioning before a previous execution has been completed.



**Note** 1. If the direction of pulse output is reversed, pulse output will be ended after outputting the current pulse. The pulse waveform will not be cut off in the middle, but any remaining pulses will not be output. It is thus not possible to automatically reverse direction, and output in the reverse direction will start only when the pulse output specification is given a second time. Also, even a second specification will not be effective if it is given before pulse output has been stopped. Allow for this in programming, keeping in mind that time may be required to stop pulse output for low output frequencies.



2. If a previous position is reached when PULS(65) is being executed, pulse output will be stopped and PULS(65) execution will not be completed. In this case, the Equals Flag will remain OFF. Re-execute the instruction.

Flags

ER: Indirectly addressed EM/DM word is non-existent.

(Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

A data area boundary was exceeded.

There is an error in the operand settings, i.e., P is not 001 or 002 and M is not between 000 and 002.

The Unit is set for one-shot pulse output or output pulse counter timing.

PULS(65) was executed in an interrupt subroutine while an instruction that controls pulse output was being executed in the main program.

#### EQ: D = 002

Pulse output has been executed for PULS(65).

D = 000 or 001

Target position has been set for PULS(65).

# 2-19-2 SPEED OUTPUT- SPED(64)

SPED(64)

Ρ

Μ

F

#### Ladder Symbols



#### **Operand Data Areas**

P: Port specifier
001, 002
M: Output mode
000 to 003
F: Pulse frequency/Analog amount
IR, SR, AR, DM, EM, LR, #

#### Limitations

DM 6144 to DM 6655 cannot be used for F.

This instruction is not supported by the CS1W-HIO01 and will be treated as a NOP if execution is attempted.

#### Description

SPED(64) can be used with the functions listed in the following table.

Unit	Function
CS1W-HCP22	Pulse output (specifying the pulse output frequency and starting output)
CS1W-HCA22	Analog output (specifying the analog output amount and starting output)

For the CS1W-HCP22, SPED(64) is used to set the output pulse frequency and start pulse output in which the frequency will be changed in steps. Either independent positioning mode or continuous speed control mode is possible. For independent positioning mode, the number of pulses is actually set using PULS(65).

**Note** To use SPED(64) for the CS1W-HCP22, set the pulse output mode (DM 6613 and DM 6614) in the Unit Setup Area to one of the following modes: Relative pulse output, linear absolute pulse output, or ring absolute pulse output.

For the CS1W-HCA22, SPED(64) is used to set the analog output amount and start analog output.

- **Note** To use SPED(64) for the CS1W-HCA22, set the analog output mode (DM 6630) in the Unit Setup Area for refreshing by instruction execution.
- **Note** 1. SPED(64) can be used to independently and simultaneously output pulses or analog amounts on both ports.
  - 2. As a rule, use the differentiated version (@SPED(64)) of the instruction. It is not necessary to keep the instruction execution condition ON to complete the specified output.

Port Specifier (P) The port specifier specifies the port or output bit where the pulses will be output.

Р	Pulse output location
001	Pulse/analog output 1
002	Pulse/analog output 2

#### Section 2-19

#### Output Mode (M)

Pulse Frequency/Analog

Amount (F)

The value of M determines the output mode for the CS1W-HCP22.

М	Output mode
000	Continuous mode, clockwise
001	Continuous mode, counterclockwise
002	Independent mode, clockwise
003	Independent mode, counterclockwise

Note M must always be 000 for the CS1W-HCA22.

The value of F sets the pulse frequency or the analog output amount.

#### Pulse Frequency (CS1W-HCP22)

The range depends on whether a word address or a constant is designated for F.

F	Unit	Possible values of F
Word address	1 Hz	8-digit BCD 0000 0000 (Stops output.) or 0000 0001 to 0020 0000 (1 Hz to 200 kHz)
Constant	10 Hz	4-digit BCD: 0000 (Stops output.) or 0001 to 9999 (10 Hz to 99,990 Hz)

**Note** The setting range may be restricted by the clock frequency. Refer to the *Customizable Counter Unit Operation Manual* for details and be sure that the frequency setting is actually possible. If the supported setting range is exceeded, the Error Flag (SR 25503) will turn ON and the instruction will not be executed. If a frequency less than the lowest supported frequency is specified, pulses will be output at the lowest supported frequency.

The source clock is divided by an integer dividing ratio to create the output pulse frequency. This means that the actual output frequency may vary from the specified frequency. Refer to the *Customizable Counter Unit Operation Manual* for precautions on using the pulse output functions.

F cannot be set to values higher than #5001 from the CX-Programmer. To make these settings, transfer the program to the Customizable Counter Unit and then use the Programming Console to adjust the final settings.

#### Analog Output Amount (CS1W-HCA22)

Set the analog output amount according to the analog range.

Range	Possible values of F
–10 to 10 V	4-digit BCD: EC78 to 1388 (–5,000 to 5,000 decimal, resolution: 10,000, equivalent to 0% to 100%, i.e., –10 to 10 V)
0 to 10 V, 0 to 5 V, or 1 to 5 V	4-digit hexadecimal: 0000 to 0FA0 (0 to 4,000 decimal, resolution: 4,000, equiva- lent to 0% to 100%, i.e., 0 to 10 V, 0 to 5 V, or 1 to 5 V)

#### Execution

#### Pulse Output (CS1W-HCP22)

There are two modes that can be used for pulse output: Continuous and independent positioning. Continuous mode is used to output pulses indefinitely, i.e., until they are stopped by the program. Independent positioning is used to output a specified number of pulses.

#### Speed Control (Continuous) Mode (M = 000 or 001)

When SPED(64) is executed, the output frequency will be changed stepwise from the current frequency to the specified frequency. Output will be continued

until pulse output is stopped using INI(61) or by executing SPED(64) or ACC(—) for an output frequency of 0.



Time

#### Independent Positioning Mode (M = 002 or 003)

When SPED(64) is executed, the output is stepped to the specified output frequency, the specified number of output pulses are output, and then pulse output is stopped. The number of pulses must be specified in advance using PULS(65).

PULS(65) must be executed to specify the number of pulses before each execution of SPED(64). If the number of pulses has not been specified each time, SPED(64) will not be executed.



Pulse output will continue until one of the following occurs:

- The number of pulses specified by the PULS(65) instruction is reached in independent positioning mode. (Execute PULS(65) before SPED(64) when specifying independent mode.)
- The INI(61) instruction is executed with C=003.
- SPED(64) is executed again with the output frequency, F, set to 0.
- The Customizable Counter Unit mode is changed to PROGRAM mode

SPED(64) can be executed during independent positioning to change the output frequency. The number of output pulses that was previously specified will be output correctly even if the output frequency is changed. The frequency cannot be changed, however, unless the direction is the same and unless the independent positioning mode is specified.

SPED(64) may not be executed if pulse output is already being controlled by another instruction (e.g., ACC(—) or PLS2(—). If this occurs, the Error Flag (SR 25503) will turn ON. Refer to the *Customizable Counter Unit Operation Manual* for details on conditions for execution during pulse output.

If the relationship between the present position and the target position does not agree with the direction for absolute positioning, the direction designation will be used. In linear absolute positioning mode, this means that the target position will not be reached within the range 8000 0000 to 7FFF FFFF. Pulse output, however, will continue without an overflow or underflow error occurring, and the position will be reached once the range has been exceeded.

In independent mode, the number of pulses that have already been output to ports 1 and 2 are contained in AR 14 and AR 15 for port 1 and in AR 16 and AR 17 for port 2.

Lei	ftmost 4 digits	Rightmost 4 digits
Port 1 pulse output PV:	AR 15	AR 14
Port 2 pulse output PV:	AR 17	AR 16

#### Analog Output (CS1W-HCA22)

There is no continuous or independent mode for analog output. The specified analog output will be maintained until 1) SPED(64) or ACC(—) is used to change the output value, or 2) The analog output hold function is set to not hold the previous value and PROGRAM mode is entered or the Analog Output Conversion Enable Bit (AR 1600 or AR 1601) is turned OFF.

The analog output value can be changed using ACC(—). The output value will not be changed, however, if the previous target value has not yet been reached. The output value will also not be changed if SPED(64) is executed for the same port where SPED(64) is already being executed. If either of these occur, the Error Flag (SR 25503) will turn ON.

**ER:** Operand settings were out of range. (P was not 001 or 002 or F was output of range.)

A data area boundary was exceeded.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

The range supported by the specified clock was exceeded for the CS1W-HCP22.

SPED(64) was executed during pulse output under conditions that do not allow the output frequency or analog output value to be changed (e.g., target value or frequency not yet reached for ACC(—)).

SPED(64) was executed in an interrupt subroutine while the analog or pulse output was being controlled by another instruction in the main program.

# 2-19-3 PULSE OUTPUT – PLS2(-----)

PLS2(---)

Ρ

D

С

#### Ladder Symbols

@PLS2()
Р
D
С

#### **Operand Data Areas**



#### Limitations

Flags

P must be 001 or 002 and D must be 000 or 001.

C to C+7 must be in the same data area.

PLS2(—) is supported by the CS1W-HCP22. It will be treated as a NOP if executed for any other Customizable Counter Unit.

- Note 1. PLS2(—) will not operate if pulses are already being output from the specified port.
  - To use PLS2(—), set the pulse output mode (DM 6613 and DM 6614) in the Unit Setup Area to relative pulse output or linear absolute pulse output. PLS2(—) will not be executed if the wrong mode is set.
  - 3. As a rule, use the differentiated version (@PLS2(—)) of the instruction. It is not necessary to keep the instruction execution condition ON to complete the specified output.

Description PLS2(—) is used to output a specified number of CW or CCW pulses from port 1 or 2 in a trapezoid. The pulse output starts at the specified startup frequency, accelerates to the target frequency at a specified acceleration rate, decelerates at the specified deceleration rate, and stops at approximately the same frequency as the startup frequency



The following equations show how to calculate the approximate acceleration time  $T_1$ , running time  $T_2$ , and deceleration time  $T_3$ . All times are in seconds.

$T_1 \cong 0.002$	Target frequency – Startup frequency Acceration rate	
$T_2 \cong \frac{\text{Number}}{1}$	of pulses - ((Target frequency + Startup frequency) Target frequency	$(T_1 + T_3)) \div 2$
$T_3 \cong 0.002$	Target frequency – Startup frequency Deceleration rate	

**Operand Settings** 

P specifies the port where the pulses will be output. Pulse output 1 is used when P = 001, and pulse output 2 is sued when P = 002.

D specifies whether the output signal is clockwise (CW) or counter-clockwise (CCW). The output is CW when D = 000 and CCW when D = 001.

The content of C to C+7 control the pulse output as shown in the following table.

Words	Contents	Range
C and C+1	Number of pulses	Relative pulse output: 0000 0000 to FFFF FFFF Hex
		Linear absolute pulse output: 8000 0000 to 7FFF FFFF Hex
C+2 and C+3	Target frequency	0000 0001 to 0020 0000 BCD In hertz (1 Hz to 200 kHz)
C+4 and C+5	Startup frequency	0000 0001 to 0020 0000 BCD In hertz (1 Hz to 200 kHz)
C+6	Acceleration rate	0001 to 2000 BCD Acceleration per 2 ms in hertz (1 Hz to 2 kHz)
C+7	Deceleration rate	0001 to 2000 BCD Acceleration per 2 ms in hertz (1 Hz to 2 kHz)

- **Note** 1. The setting range may be restricted by the clock frequency. Refer to the *Customizable Counter Unit Operation Manual* for details and be sure that the frequency setting is actually possible. If the supported setting range is exceeded, the Error Flag (SR 25503) will turn ON and the instruction will not be executed. If a frequency less than the lowest supported frequency is specified, pulses will be output at the lowest supported frequency.
  - 2. The source clock is divided by an integer dividing ratio to create the output pulse frequency. This means that the actual output frequency may vary from the specified frequency. Refer to the *Customizable Counter Unit Operation Manual* for precautions on using the pulse output functions, including calculation methods for actual output frequencies.
  - 3. If the startup frequency is set to 0 or to a value less than the minimum supported output frequency, the minimum output frequency will be used.

The following operation is performed for PLS2(—).

- *1, 2, 3...* 1. Pulse output is started at the specified startup frequency.
  - 2. The output frequency is increased at the specified acceleration rate until the specified target frequency is reached.
  - 3. The target frequency is maintained until the deceleration point is reached. The deceleration point is calculated from the remaining number of pulses and the deceleration rate.
  - 4. From the deceleration point, pulse output is decelerated at the specified rate approximately every 2 ms until the stop frequency is reached. The stop frequency is calculated to be as close to but not less than the startup frequency given the target frequency and deceleration rate.

The number of pulses output is calculated from the specification of the number of output pulses as follows:

Relative pulse output: Specified number of pulses

Absolute pulse output: | Current position - Specified number of pulses |

The output pulses may not form a trapezoid, e.g., if the number of pulses is insufficient to reach the target frequency. If the target frequency is not reached, the PLS2 Target Frequency Not Reached Flag (AR 1802 or AR 1810) will turn ON. It will turn ON: 1) when the instruction is executed if the total number of pulses is less than the pulses required for deceleration, and 2) if the deceleration point is reached during acceleration.

If the deceleration point is reach during acceleration, PLS2(—) will still output the correct number of pulses, but the pulses remaining at the end of deceleration will be output at the stop frequency. (Pulses will remain after deceleration because deceleration calculations are calculated from the target frequency.)

Note 1. When using PLS2(—) in the linear absolute pulse output mode, confirm the present position and set the direction accordingly. Pulses will not be output if

Operation

the relationship between the present position and target position does not agree with the specified direction. If this occurs, the Error Flag (SR25503) will turn ON.

- 2. PLS2(—) cannot be executed for the same port if a previous execution is still in progress.
- 3. Pulse output will be completed: 1) when pulse output is stopped using INI(61) (C1 = 003), 2) the specified number of pulses have been output, or 3) the Customizable Counter Unit mode is changed to PROGRAM mode.
- **Caution** Depending on the control data that is set for PLS2(—), there may be pulses remaining when the stop frequency is reached. These pulses will be output at the stop frequency to ensure that the specified number of pulses is output correctly but this will cause an increase in the time required to output all the pulses.



Correct the system by adjusting the acceleration rate, the deceleration rate, the startup speed, or the target speed.

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

A data area boundary was exceeded.

There is an error in the operand settings, e.g., P was not 001 or 002 or M was not 000 or 001.

The Unit Setup Area is set to ring absolute pulse output, electronic cam output, one-shot pulse output, or pulse counter timing.

The target frequency, acceleration rate, or deceleration rate is not suitable (e.g., Target frequency < Startup frequency).

The relationship between the present position and the target position does not agree with the direction setting.

Pulses are already being output for the specified port.

PLS2(—) was executed in an interrupt subroutine while another instruction was controlling pulse output for the same port in the main program.

Flags

# 

#### Ladder Symbols

ACC(—)	-
Р	
М	
С	

 @ACC()	
Р	
М	
С	
	ļ

#### **Operand Data Areas**

P: Communications port
001 or 002
M: Mode specifier
000 to 007
C: First control word
IR, SR, AR, DM, EM, LR

#### Limitations

P must be 001 or 002 and M must be 000 to 007.

ACC(---) is not supported by the CS1W-HIO01, and it will be treated as a NOP if executed.

- Note 1. To use ACC(—) with the CS1W-HCP22, set the pulse output mode (DM 6613 and DM 6614) in the Unit Setup Area to relative pulse output, linear absolute pulse output, or ring absolute pulse output. ACC(—) will not be executed if the wrong mode is set.
  - To use ACC(—) with the CS1W-HCA22, set the analog output mode (DM 6630) in the Unit Setup Area to refreshing via instruction execution. ACC(—) will not be executed if the wrong mode is set.
  - 3. As a rule, use the differentiated version (@ACC(—)) of the instruction. It is not necessary to keep the instruction execution condition ON to complete the specified output.

Description

ACC(—) can be used for the functions listed in the following table.

Unit	Function
CS1W-HCP22	Pulse Output A specified pulse output frequency can be output using the spe- cified rate of acceleration or deceleration for each port. Either independent positioning or continuous speed control be per- formed. For independent positioning, ACC(—) is used together with PULS(65).
CS1W-HCA22	Analog Output A sloped analog output value can be output using a specified rate of change.

#### Operands

#### CS1W-HCP22: Pulse Output

P specifies the port as follows:

- 001: Pulse output 1
- 002: Pulse output 2
- M specifies the mode as follows:
  - 000: Clockwise, acceleration, continuous output
  - 001: Counterclockwise, acceleration, continuous output
  - 002: Clockwise, deceleration, continuous output
  - 003: Counterclockwise, deceleration, continuous output
  - 004: Clockwise, acceleration, independent positioning output
  - 005: Counterclockwise, acceleration, independent positioning output
  - 006: Clockwise, deceleration, independent positioning output
  - 007: Counterclockwise, deceleration, independent positioning output
- **Note** M cannot be set to 004 to 007 from the CX-Programmer. To set these values, set dummy values from the CX-Programming, download the program to the Unit, and then correct the settings with a Programming Console.

C is the first of three control words. C contains the acceleration rate as a 4-digit BCD value. Set C to between 0001 and 2000 for an acceleration of 1 Hz to 2 kHz per 2 ms in increments of 1 Hz.

Set C+1 and C+2 to the target frequency as an 8-digit BCD value in increments of 1 Hz. C+1 contains the rightmost 4 digits and C+2 contains the leftmost 4 digits. The setting must be between 0000 0000 and 0020 0000 for a frequency of 0 Hz to 200 kHz.

- **Note** 1. The setting range may be restricted by the clock frequency. Refer to the *Customizable Counter Unit Operation Manual* for details and be sure that the frequency setting is actually possible. If the supported setting range is exceeded, the Error Flag (SR 25503) will turn ON and the instruction will not be executed. If a frequency less than the lowest supported frequency is specified, pulses will be output at the lowest supported frequency.
  - 2. The source clock is divided by an integer dividing ratio to create the output pulse frequency. This means that the actual output frequency may vary from the specified frequency. Refer to the *Customizable Counter Unit Operation Manual* for precautions on using the pulse output functions, including calculation methods for actual output frequencies.
  - 3. If the startup frequency is set to 0 or to a value less than the minimum supported output frequency, the minimum output frequency will be used.
  - 4. ACC(—) can be used to independently and simultaneously output pulses or analog amounts on both ports.

#### CS1W-HCA22: Analog Output

P specifies the port as follows:

001: Analog output 1 002: Analog output 2

is always 000

M is always 000.

C is the first of two control words. C contains the rate of change as a 4-digit hexadecimal value. Set C as shown in the following table.

Range	Setting	Value
-10 to 10 V	0000 to 2AF8 Hex (0 to 11,000 decimal)	0% to 110% (0 to 22 V)
0 to 10 V, 0 to 5 V or 1 to 5 V	0000 to 1130 Hex (0 to 4,400 decimal)	0% to 110% (0 to 11 V, 0 to 5.5 V, or 0 to 4.4 V)

Set C+1 to the target analog output value as a 4-digit hexadecimal value as shown in the following table.

Range	Setting	Value
–10 to 10 V	EC78 to 1388 Hex (-5,000 to 5,000 decimal, resolution: 10,000)	0% to 110% (–10 to 10 V)
0 to 10 V, 0 to 5 V or 1 to 5 V	0000 to 0FA0 Hex (0 to 4,000 decimal, resolution: 4000)	0% to 110% (0 to 10 V, 0 to 5 V, or 0 to 5 V)

#### Execution

The following operation is performed for ACC(---).

#### CS1W-HCP22: Pulse Output

There are two modes that can be used for pulse output: Continuous speed control and independent positioning. Continuous speed control mode is used to output pulses indefinitely, i.e., until they are stopped by the program. Independent positioning is used to output a specified number of pulses.

Pulse output will continue until one of the following occurs:

• The number of pulses specified by the PULS(65) instruction is reached in independent positioning mode. (Execute PULS(65) before ACC(—) when specifying independent positioning mode.)

- The INI(61) instruction is executed with C=003.
- ACC(—) is executed again with the output frequency set to 0000 0000.
- The Customizable Counter Unit mode is changed to PROGRAM mode

ACC(—) can be executed during independent positioning (for SPED(64) also) to change the output frequency. The number of output pulses that was previously specified will be output correctly even if the output frequency is changed. The frequency cannot be changed, however, unless the target speed is higher than the current frequency for decelerations or lower than the current frequency for accelerations and unless continuous mode operation is already in progress. If these conditions are not met, the Error Flag (SR 25503) will turn ON when execution is attempted.

The target frequency may not be reached if the number of pulses is not sufficient to accelerate to it for independent positioning (number of pulses required = time to reach target frequency x target frequency  $\div$  2). The target frequency may also not be reached if the number of pulses is not sufficient to decelerate to the target frequency for independent positioning (number of pulses required = time to reach target frequency x (target frequency – initial frequency  $\div$  2). If the number of pulses is not sufficient to decelerate to the target frequency  $\pm$  2). If the number of pulses is not sufficient to decelerate to the target frequency  $\pm$  2). If the number of pulses is not sufficient to decelerate to the target frequency for independent positioning when the target frequency is 0, pulse output may be stopped without outputting all pulses (number of pulses required  $\pm$  time to reach target frequency – initial frequency  $\div$  2).

If the number of pulses is low and the acceleration or deceleration rate is too high, acceleration or deceleration may not be necessary and operation at a constant speed may be performed.

If the relationship between the present position and the target position does not agree with the direction for independent positioning, the direction designation will be used. In linear absolute positioning mode, this means that the target position will not be reached within the range 8000 0000 to 7FFF FFFF. Pulse output, however, will continue without an overflow or underflow error occurring, and the position will be reached once the range has been exceeded.

All together there are eight modes that can be set. These are described below.

#### Modes 000 and 001: Continuous Speed Control with Acceleration

The current output frequency will be increased at the specified acceleration to the specified target frequency. Pulse output will continue after the target frequency has been reached. Pulse output is stopped either by using the INI(61) or by setting the target frequency to 0 using SPED(64) or ACC(—).



#### Modes 002 and 003: Continuous Speed Control with Deceleration

The current output frequency will be decreased at the specified deceleration to the specified target frequency. Pulse output will continue after the target frequency has been reached. Pulse output is stopped either by using the INI(61) or by setting the target frequency to 0 using SPED(64) or ACC(—).



#### Modes 004 and 005: Independent Positioning with Acceleration

The output frequency will be increased at the specified acceleration to the specified target frequency. Pulse output will be stopped after the number of pulses specified with PULS(65) have been output. The desired number of pulses must be set in advance with PULS(65) to used these modes.



#### Modes 006 and 007: Independent Positioning with Deceleration

The current output frequency (specified by SPED(—) or other instruction) will be decreased at the specified deceleration to the specified target frequency. Pulse output will continue at the target frequency, and be stopped after the number of pulses specified with PULS(65) have been output. The desired number of pulses must be set in advance with PULS(65) to used these modes.



#### CS1W-HCA22: Analog Output

There is no continuous or independent mode for analog output. The specified analog output will be maintained until 1) SPED(64) or ACC(—) is used to change the output value, or 2) The analog output hold function is set to not hold the previous value and PROGRAM mode is entered or the Analog Output Conversion Enable Bit (AR 1600 or AR 1601) is turned OFF.

The analog output value being output for SPED(64) or ACC(—) can be changed using ACC(—). The output value will not be changed, however, if the previous target value has not yet been reached. If this occurs, the Error Flag (SR 25503) will turn ON.

Flags

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

A data area boundary has been crossed.

There is an error in the operand settings. P does not equal 001 or 002 M does not equal 000 to 007 for the CS1W-HCP22 or 000 for the CS1W-HCA22.

The range supported by the specified clock was exceeded for the CS1W-HCP22.

ACC(--) was executed during pulse output or analog output under conditions that do not allow the output frequency or analog output value to be changed (e.g., target value or frequency not yet reached for ACC(--)).

ACC(—) was executed in an interrupt subroutine while analog or pulse output was being controlled by another instruction in the main program.

# 2-19-5 REGISTER COMPARISON TABLE – CTBL(63)

		P:
 CTBL(63)	 @CTBL(63)	<u>г.</u>
Р	Р	
С	С	
ТВ	ТВ	TB: First o

#### Ladder Symbols

# Operand Data Areas

P: Port specifier
001 to 004
C: Control data
000 to 002
TB: First comparison table word
IR, SR, AR, DM, EM, LR

Limitations The first and last comparison table words must be in the same data area. (The length of the comparison table varies according to the settings.)

This instruction is not supported by the CS1W-HIO01 and will be treated as a NOP if execution is attempted.

**Note** As a rule, use the differentiated version (@CTBL(63)) of the instruction when performing target value comparisons. Comparisons will continue until stopped by the program. (For range comparisons, however, only one comparison is made each time CTBL(63) is executed.)

**Description** CTBL(63) is used to register a comparison table and perform comparisons for a high-speed counter PV, pulse output PV, or pulse counter timer PV. Either target value or range comparisons are possible.

For target comparisons, a subroutine is executed when the PV equals a target position. Comparison is started and continues when CTBL(63) is executed.

For range comparisons, a bit pattern is output internally (AR 11 and AR 13 or AR 21 and AR 23) when the PV is within one of the set ranges. One comparison is made each time CTBL(63) is executed.

The functions of CTBL(63) depends on the Unit, as shown in the following table.

Unit	Function
CS1W-HCP22/ HCA22	Pulse Input Function Used to register a target value comparison table and start comparison, to execute a range comparison, or to just register a target value comparison table (without starting comparison)
CS1W-HCP22	Pulse Output Function Used to register a target value comparison table and start com- parison, to execute a range comparison, or to just register a tar- get value comparison table (without starting comparison)

Operands

Execution

P specifies the port for which pulses are to be counted as shown in the following table.

Р	Port
001	High-speed counter 1
002	High-speed counter 2
003	Pulse output 1
004	Pulse output 2

The function of CTBL(63) is determined by the control data, C, as shown in the following table.

С	CTBL(63) function
000	Registers a target value comparison table and starts comparison.
001	Registers a range comparison table and performs one comparison.
002	Registers a target value comparison table. Start comparison with INI(61).

**Note** If CTBL(63) is executed with C set to 002 when target value comparison is already in progress, comparison will be stopped. Use CTBL(63) with C set to 000 or use INI(61) to start comparison.

TB is the first word of the comparison table. The structure of the comparison table depends on the type of comparison being performed. Refer to the following sections for details.

The operation of CTBL(63) depends on whether target value comparison or range comparison has been specified.

#### Target Value Comparison

Up to 48 target values can be registered. A subroutine number (1 to 48) is registered for each target value. The corresponding subroutine is called and executed when the PV matches a target value. (When interrupt processing is not required, FFFF Hex may be entered for the subroutine number.)



Target value comparisons are performed one item at a time in the comparison table. When the direction is set for incrementing values, comparison will start at the first value in the table that is larger than the PV. When the direction is set for decrementing values, comparison will start at the first value in the table that is smaller than the PV. (If a value larger or smaller than the PV is not found for the specified direction, comparison will start with the first entry in the table.)

When the PV equals the starting value in the table, the interrupt subroutine will be executed and comparison will continue to the next value in the table. When

processing has been completed for the last target value in the table, comparison goes to the first value in the table and the process is repeated.

Comparison will continue until it is stopped using INI(61) or until a new comparison table is registered.

The following diagram shows the structure of the target value comparison table.



Set the values in the table as follows:

Direction:00 Hex for incrementing values, F0 Hex for decrementingNo. of values:01 to 48 BCDTarget values:8-digit hexadecimal values

Subroutine No.: 0000 to 0049 BCD

(The same subroutine can be set more than once.)

- **Note** 1. Set the target values so that interrupts are separated by at least the following interval: Interrupt overhead time + subroutine execution time.
  - 2. Do not change the ring value during comparison in Ring Mode.
  - Do not use a pulse output counter in the following modes; operation will not be correct: Independent positioning, electronic cam, or one-shot pulse output.
  - 4. Counting will be started when the Count Start Bit is turned ON or the pulse output operation is started, but interrupt subroutines will not be executed until comparison is started.
  - 5. Use INI(61) to stop the comparison operation.
  - 6. The registered comparison table is valid until the Customizable Counter Unit is turned OFF or until a different table is registered. Use the differentiated form of CTBL(63) to reduce the scan time.

#### Range Comparison

A range comparison table contains 16 ranges, each of which is defined by an 8-digit lower limit and an 8-digit upper limit, as well as a bit pattern. Each time CTBL(63) is executed, the PV is compared to each range in the comparison table.

When the PV is within a range in the table, the corresponding bit in the AR Area is turned ON and the registered bit pattern is output to corresponding AR Area word. If the PV is within more than one range, an OR of the bit patterns is output to corresponding AR Area word.



The AR Area words corresponding to each range are listed in the following table.

Port	Contents	Word
High-speed counter 1	Range Comparison Output	Corresponding bits of AR 10
	Bit Pattern Output	AR 11
High-speed counter 2	Range Comparison Output	Corresponding bits of AR 12
	Bit Pattern Output	AR 13
Pulse output 1	Range Comparison Output	Corresponding bits of AR 20
	Bit Pattern Output	AR 21
Pulse output 2	Range Comparison Output	Corresponding bits of AR 22
	Bit Pattern Output	AR 23

The following diagram shows the structure of the range comparison table.

1
ТВ
TB+1
TB+2
TB+3
TB+4
TB+5
TB+2 TB+3 TB+4

Set the values in the table as follows:

No. of ranges:	0001 to 0016 BCD
Target values:	8-digit hexadecimal values
Bit pattern .:	0000 to FFFF Hex

**Note** 1. The ranges may overlap.

- 2. Each upper limit must be greater than or equal to the corresponding lower limit in Linear Counting Mode. If it is not, operation will not be correct and the Error Flag will not turn ON.
- 3. Do not change the ring value during comparison in Ring Mode.

**ER:** The specified port and function are not correct, i.e., P is not 001 to 004 or M is not 000 to 002.

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

The comparison table exceeds the data area boundary.

There is an error in the comparison table settings. (For target value comparison, the number of values is not 01 to 48, a target value exceeds the ring value for Ring Counter Mode, a subroutine number is not 0000 to 0049 or FFFF Hex, or all subroutine numbers are FFFF Hex. For range comparison, S is not 0001 to 0016.)

CTBL(63) was executed in an interrupt subroutine while another instruction controlling the high-speed counter was being executed in the main program.

124

Flags

# 2-19-6 MODE CONTROL – INI(61)

#### Ladder Symbols

_	INI(61)	
	Р	
	С	
	P1	

—[	@INI(61)	
ſ	Р	
	С	
[	P1	

#### **Operand Data Areas**

P: Port specifier
001 to 004
C: Control data
000 to 003
P1: First PV word
IR, SR, AR, DM, EM, LR

#### Limitations

P1 must be 000 unless C is 002.

P1 and P1+1 must be in the same data area.

This instruction is not supported by the CS1W-HIO01 and will be treated as a NOP if execution is attempted.

INI(61) cannot be used to change the current value of the input interrupt counter mode.

Description

INI(61) can be used with the functions listed in the following table.

Unit	Function
CS1W-HCP22/ HCA22	Pulse Input Function Used to start and stop target value comparison or to change the current value of the counter.
CS1W-HCP22	Pulse Output Function Used to start and stop target value comparison, to change the current value of the pulse output, or to stop pulse output.

**Note** If INI(61) is specified for a pulse output port for the CS1W-HCA22, the Error Flag will turn ON.

#### Operands

P specifies the port to which the operation applies.

Р	Port
001	High-speed counter 1
002	High-speed counter 2
003	Pulse output 1
004	Pulse output 2

The function of INI(61) is determined by the control data, C.

С	INI(61) function
000	Starts target value comparison.
001	Stops target value comparison.
002	Changes high-speed counter PV or current pulse output value.
003	Stops pulse output.

P1 and P1+1 contain the new PV when changing the PV.

CTBL(63) Table Comparison If C is 000 or 001, INI(61) starts or stops comparison of the high-speed counter's PV to the target value comparison table registered with CTBL(63).

- Note 1. A target value comparison table must be registered in advance with CTBL(63). If INI(61) is executed without registering a table, the Error Flag will turn ON.
  - 2. INI(61) cannot be used to start range comparison.

**PV Change** 

- 3. Comparison will continue until stopped by the program. Use the differentiated form of INI(61) to reduce the scan time.
- If C is 002, INI(61) changes the high-speed counter's PV or the current pulse output value to the 8-digit value in P1 and P1+1. The leftmost 4 digits are stored in P1+1 and the rightmost 4 digits are stored in P1. A hexadecimal value of F in the most significant digit of PV indicates that the PV is negative.
  - **Note** 1. If the PV is changed to the value of a target value in the comparison table, the corresponding subroutine will be executed. This does not apply, however, if the PV is changed to the same value as the current PV even if that value equals a target value.
    - 2. Comparison will continue after the PV is changed until stopped by the program. Use the differentiated form of INI(61) to reduce the scan time.

#### Pulse Output 1 or 2 (P = 003 or 004)

The following table shows the possible 8-digit hexadecimal values for the PV of the pulse outputs. The pulse output value can be changed with INI(61) only when pulse output is stopped.

Mode	Range
Linear counting	8000 0000 to 7FFF FFFF Hex
Ring counting	0000 0000 Hex to ring set value

**Note** The counter will be reset to 0 if the pulse output value is changed for relative pulse output, one-shot pulse output, or pulse counting timing, i.e., INI(61) cannot be used to change the PV to a specific value in these modes.

#### High-speed Counter 1 or 2

The following table shows the possible 8-digit hexadecimal values for the PV of high-speed counters 1 and 2.

Mode	Range
Linear counting	8000 0000 to 7FFF FFFF Hex
Ring counting	0000 0000 Hex to ring set value

- If C is 003, INI(61) stops pulse output. C cannot be set to 003 for a high-speed counter and the Error Flag will turn ON if it is.
  - **Note** 1. If pulse output cannot be stopped, e.g., if the output is high, pulse output will be stopped during the next I/O refresh period, i.e., time may be required before pulse output actually stops.
    - 2. INI(61) cannot be used to stop pulse output for one-shot pulse output or pulse counter timing. The Error Flag will turn ON.

Flags

**Stop Pulse Output** 

ER: Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

P1+1 exceeds the data area boundary.

A new PV was specified for a port that is currently outputting.

INI(61) was executed to stop pulse output when using a one-shot pulse output or pulse counter timing.

There is an error in the operand settings. (P is not 001 to 004 (001 or 002 for the CS1W-HCA22), C is not 000 to 003 (003 for the CS1W-HCA22), or P1 and P1+1 exceed the ring set value in ring counter mode.

INI(61) was executed in an interrupt subroutine while another instruction controlling the counter was being executed in the main program.

# 2-19-7 HIGH-SPEED COUNTER PV READ – PRV(62)

PV is negative.

Lado	der Symbols	Operand Data Areas
		P: Port specifier
PRV(62)	@PR'	001 to 004
P	F	C: Control data
C	0	; 000 or 001
D		D: First destination word
		IR, SR, AR, DM, EM, LR
Limitations	D and D+1 mu	st be in the same data area.
		is not supported by the CS1W-HIO01 and will be treated as a on is attempted.
	PRV(62) canno mode.	t be used to read the current value of the input interrupt counter
Description	The functions of PRV(62) depends on the Unit, as shown in the following table	
	Unit	Function
	CS1W-HCP22/ HCA22	Pulse Input Function Used to read the counter PV, read the counter change amount, or read the frequency.
	CS1W-HCP22	Pulse Output Function Used to read the pulse output PV, read the pulse counter timing PV, or read the pulse output time for one-shot pulse output.
		ution condition is OFF, PRV(62) is not executed. When the exe- i is ON, PRV(62) reads data specified by P and C and writes it to
Operands	P specifies the	port for which data is to be read.
	Р	Port
	001 High-s	peed counter 1
		peed counter 2
		putput 1
	004 Pulse	butput 2
	The control data, C, determines which type of data will be accessed.	
	С	Data
		peed counter PV, pulse output PV, or putput counter timer PV
	001 Chang	e in counter PV or current frequency
Reading the PV (C=000)	D+1. The leftme	/(62) reads the specified PV and writes the 8-digit value in D and ost 4 digits are stored in D+1 and the rightmost 4 digits are stored imal value of F in the most significant digit of PV indicates that the

#### 127

Mode	Possible values
Linear counter	8000 0000 to 7FFF FFFF Hex
Ring counter	0000 0000 Hex to ring set value
Absolute pulse linear output	8000 0000 to 7FFF FFFF Hex
Absolute pulse ring output	0000 0000 Hex to ring set value
Absolute pulse output	0000 0000 to FFFF FFFF Hex
Output pulse counter timer	0000 0000 to FFFF FFFF Hex
One-shot output time	0000 0000 to 0000 270F Hex

**Note** Although the PV read by PRV(62) is essentially the same as the value stored in AR 00 though AR 03 or AR 14 through AR 17, the values in the AR Area are refreshed only once a scan, whereas PRV(62) can be used to read the most current value at the time of PRV(62) execution.

Reading the Counter PVIf C is 001, FChange or Frequency<br/>(C=001)and writes the<br/>and the right

If C is 001, PRV(62) reads the change in the counter PV or the output frequency and writes the 8-digit value in D and D+1. The leftmost 4 digits are stored in D+1 and the rightmost 4 digits are stored in D. A hexadecimal value of F in the most significant digit of PV indicates that the PV is negative.

Set whether to read the change in the counter PV or the frequency in the Unit Setup Area (DM 6606 or DM 6608).

Mode	Possible values
Change in counter PV	0000 0000 to FFFF FFFF Hex
Frequency	0000 0000 to 9999 9999 BCD

Flags

**ER:** The specified port and function are not compatible (e.g., P = 003 and C = 001).

Indirectly addressed EM/DM word is non-existent. (Content of \*EM/\*DM word is not BCD, or the EM/DM area boundary has been exceeded.)

D+1 exceeds the data area boundary.

There is an error in the operand settings. (P is not 01 to 004 or C is not 000 or 001.)

PRV(62) was executed in an interrupt subroutine when another instruction controlling the counter was being executed in the main program.

# 2-20 I/O Instructions

## 2-20-1 I/O REFRESH – IORF(97)

#### Ladder Symbol

_	IORF(97)
	St
	E

#### **Operand Data Areas**

St: Starting word	
IR 000 to IR 001	
E: End word	
IR 000 to IR 001	

Limitations

Description

St must be less than or equal to E.

To refresh I/O words, specify the first (St) and last (E) I/O words to be refreshed. When the execution condition for IORF(97) is ON, all words between St and E will be refreshed. This will be in addition to the normal I/O refresh performed during the Customizable Counter Unit's cycle.

Note This instruction will have no effect on words that are not being used for I/O.

Flags

There are no flags affected by this instruction.

# 2-21 Step Instructions: STEP DEFINE and STEP START–STEP(08)/SNXT(09)



Limitations All control bits must be in the same word and must be consecutive. The step instructions STEP(08) and SNXT(09) are used together to set up Description breakpoints between sections in a large program so that the sections can be executed as units and reset upon completion. A section of program will usually be defined to correspond to an actual process in the application. (Refer to the application examples later in this section.) A step is like a normal programming code, except that certain instructions (i.e., END(01), IL(02)/ILC(03), JMP(04)/JME(05), and SBN(92)) may not be included. STEP(08) uses a control bit in the IR or HR areas to define the beginning of a section of the program called a step. STEP(08) does not require an execution condition, i.e., its execution is controlled through the control bit. To start execution of the step, SNXT(09) is used with the same control bit as used for STEP(08). If SNXT(09) is executed with an ON execution condition, the step with the same control bit is executed. If the execution condition is OFF, the step is not executed. The SNXT(09) instruction must be written into the program so that it is executed before the program reaches the step it starts. It can be used at different locations before the step to control the step according to two different execution conditions (see example 2, below). Any step in the program that has not been started with SNXT(09) will not be executed. Once SNXT(09) is used in the program, step execution will continue until STEP(08) is executed without a control bit. STEP(08) without a control bit must be preceded by SNXT(09) with a dummy control bit. The dummy control bit may be any unused IR bit. It cannot be a control bit used in a STEP(08).

Execution of a step is completed either by execution of the next SNXT(09) or by turning OFF the control bit for the step (see example 3 below). When the step is completed, all of the IR bits in the step are turned OFF and all timers in the step are reset to their SVs. Counters, shift registers, and bits used in KEEP(11) maintain status. Two simple steps are shown below.



Steps can be programmed in consecutively. Each step must start with STEP(08) and generally ends with SNXT(09) (see example 3, below, for an exception). When steps are programmed in series, three types of execution are possible: sequential, branching, or parallel. The execution conditions for, and the positioning of, SNXT(09) determine how the steps are executed. The three examples given below demonstrate these three types of step execution.

#### Precautions

Interlocks, jumps, SBN(92), and END(01) cannot be used within step programs.

Bits used as control bits must not be used anywhere else in the program unless they are being used to control the operation of the step (see example 3, below). All control bits must be in the same word and must be consecutive.

If IR or LR bits are used for control bits, their status will be lost during any power interruption.

#### Flags

**25407:** Step Start Flag; turns ON for one cycle when STEP(08) is executed and can be used to reset counters in steps as shown below if necessary.



Address	Instruction	Operands
00000	LD	00000
00001	SNXT(09)	01000
00002	STEP(08)	01000
00003	LD	00001

Address	Instruction	Operands
00004	LD	25407
00005	CNT	001
		# 0003

# 2-22 User Error Instructions: FAILURE ALARM AND RESET – FAL(06) and SEVERE FAILURE ALARM – FALS(07)



#### Description

FAL(06) and FALS(07) are provided so that the programmer can output error numbers for use in operation, maintenance, and debugging. When executed with an ON execution condition, either of these instructions will output a FAL number to bits 00 to 07 of SR 235. The FAL number that is output can be between 01 and 99 and is input as the definer for FAL(06) or FALS(07). FAL(06) with a definer of 00 is used to reset this area (see below).

# **FAL Area**23507



FAL(06) produces a non-fatal error and FALS(07) produces a fatal error. When FAL(06) is executed with an ON execution condition, the ERC indicator on the front of the Customizable Counter Unit will flash, but PC operation will continue. When FALS(07) is executed with an ON execution condition, the ERC indicator will light and PC operation will stop.

The system also generates error codes to the FAL area.

#### Resetting Errors

FAL error codes will be retained in memory, although only one of these is available in the FAL area. To access the other FAL codes, reset the FAL area by

23500

executing FAL(06) 00. Each time FAL(06) 00 is executed, another FAL error will be moved to the FAL area, clearing the one that is already there. FAL error codes are recorded in numerical order.

If the FAL area cannot be cleared, as is generally the case when FALS(07) is executed, first remove the cause of the error and then clear the FAL area through the Programming Console or the CX-Programmer.

# Index

# A

analog output amount, 111 analog outputs, 120 applications, precautions, xii AR Area, 2

# В

backup. *See* flash memory bits, controlling, 11

# С

comparing tables, 121 comparison, 121 Continuous Speed Control with Acceleration, 119 Continuous Speed Control with Deceleration, 119 counters, 18 conditions when reset, 20, 21 creating extended timers, 20 reversible counters, 21

# D

data decrementing, 96 incrementing, 95 decrementing, 96

# Ε

EC Directives, xv electronic cam mode, 107 EM Area, 2 error codes, programming, 131 errors, resetting, 131 expansion instructions, 7

# F

FAL area, 131 flags arithmetic, programming example, 45 , 49 CY clearing, 66 setting, 66 flash memory, copying, 36 function codes, 6

# Η

high-speed counters, 107 high-speed counting, reading the PV, 127 high-speed timer, 22

I/O points, refreshing, 128

incrementing, 95 independent mode positioning, 107 independent positioning, 112 Independent Positioning with Acceleration, 120 Input Area, 2 instruction set, 3 ACC(---), 117 ADB(50), 76 ADBL(---), 80 ADD(30), 66 ADDL(54), 71 AND, 10 AND LD, 11 AND NOT, 10 ANDW(34), 93 ASFT(17), 31 ASL(25), 26 ASR(26), 26 BCD(24), 55 BCDL(59), 56 BCMP(68), 46 BCNT(67), 92 BIN(23), 54 BINL(58), 55 BSET(71), 37 CLC(41), 66 CMP(20), 44 CMPL(60), 48 CNT, 20 CNTR(12), 21 COLL(81), 40 COM(29), 92 CPS(---), 49 CPSL(---), 50 CTBL(63), 121 DBS(—), 85 DBSL(—), 86 DEC(39), 96 DIFD(14), 13-14 using in interlocks, 15 using in jumps, 17 DIFU(13), 13-14 using in interlocks, 15 using in jumps, 17 DIST(80), 38 DIV(33), 70 DIVL(57), 75 DVB(53), 79 END(01), 14 FAL(06), 131 FALS(07), 131 IL(02), 15 ILC(03), 15 INC(38), 95 INI(61), 125 INT(89), 103 IORF(97), 128 JME(05), 17 JMP(04), 17 KEEP(11), 13 LD, 10 LD NOT, 10 MAX(—), 87 MBS(—), 83 MBSL(—), 84

MCRO(99), 99 MLB(52), 78 MOV(21), 32 MOVB(82), 42 MOVD(83), 43 MOVL(---), 34 MUL(32), 69 MULL(56), 74 MVN(22), 33 NEG(---), 57 NOP(00), 14 OR, 10 OR LD, 11 OR NOT, 10 ORW(35), 93 OUT, 11 OUT NOT. 11 PLS2(---), 113 PRV(62), 127 PULS(65), 107 RET(93), 98 ROL(27), 27 ROR(28), 27 RSET, 12 SBB(51), 77 SBBL(----), 81 SBN(92), 98 SBS(91), 96 SCL(66), 59 SCL2(----), 60 SCL3(---), 62 SET, 12 SFT(10), 24 SFTR(84), 29 SLD(74), 28 SNXT(09), 129 SPED(64), 110 SRD(75), 29 STC(40), 66 STEP(08), 129 STIM(69), 104 SUB(31), 67 SUBL(55), 73 TCMP(85), 45 TIM, 19 TIMH(15), 22 TMHH(—), 23 VCAL(—), 89 WSFT(16), 25 XCHG(73), 38 XFER(70), 35 XNRW(37), 95 XORW(36), 94 ZCP(---), 52 ZCPL(---), 53 instructions comparison instructions, 44 conversion. 54 data control instructions, 59 data movement instructions, 32 data shift instructions, 24 high-speed counter instructions, 107 I/O instructions, 128 incrementing/decrementing instructions, 95 instruction set lists, 6 interrupt control instructions, 103 list, 6 logic instructions, 92 math instructions, 66 mnemonics, 7

pulse output instructions, 107 sequence input instructions, 10 sequence output instructions, 11 special instructions, 66 special math instructions, 89 subroutine instructions, 96 subroutines, 96 table data processing instructions, 87 timer and counter, 18 interlocks, 15 interrupt tasks, executing interrupts in CPU Unit, 101 interrupts, 103 control, 103

# J

jump numbers, 17 jumps, 17

# L

ladder diagram controlling bit status using DIFU(13) and DIFD(14), 13–14 using KEEP(11), 13 using SET and RSET, 12 instructions, controlling bit status, using OUT and OUT NOT, 11 linear approximation, 89 linear functions, 89 LR Area, 2

# Μ

macro function, subroutines. See programming memory areas, 1

# Ν

nesting, subroutines, 97

# 0

one-shot interrupt, 105 operating environment, precautions, xi Output Area, 2 output bit, controlling ON/OFF time, 12

## P

precautions, ix applications, xii general, x operating environment, xi safety, x programming macro function, subroutines, 100 preparing data in data areas, 37 pulse frequency, 111 pulse outputs. 107 . 111 . 113 controlling, 117, 125 ΡV CNTR(12), 21 timers and counters, 18 range comparison, 123 Read/Write portion of DM Area, 2

# S

safety precautions. *See* precautions speed control, 111 , 119 speed outputs, 110 SR Area, 2 subroutine number, 98 subroutines, 96 executing, 122 executing in CPU Unit, 35 SV CNTR(12), 21 timers and counters, 18

# Т

target value comparison, 122 TIM/CNT numbers, 18 Timer/Counter Area , 2 timer/counter numbers, 2 timers, 18 conditions when reset, 19 , 22 , 23 reading PV, 105 TR Area, 2

# W

Work Area, 2

# **Revision History**

A manual revision code appears as a suffix to the catalog number on the front cover of the manual.

Cat. No. W384-E1-1

- Revision code

The following table outlines the changes made to the manual during each revision. Page numbers refer to the previous version.

Revision code	Date	Revised content
1	January 2001	Original production
		ntlp: